

# CONVEX Assembly Language Reference Manual (C Series)

*First Edition*



CONVEX

CONVEX COMPUTER CORPORATION



**CONVEX Computer Corporation**  
3000 Waterview Parkway  
P.O. Box 833851  
Richardson, TX 75083-3851  
United States of America  
(214)497-4000



---

# **CONVEX**

## **Assembly Language Reference Manual (C Series)**



---

Order No. DHW-301

First Edition  
December 1991

CONVEX Press  
Richardson, Texas  
United States of America

---

# CONVEX Assembly Language Reference Manual (C Series)

Order No. DHW-301

Copyright © 1984, 1985, 1988, 1989, 1990, 1991  
CONVEX Computer Corporation  
All rights reserved.

This document is copyrighted. All rights reserved. This document may not, in whole or part, be copied, duplicated, reproduced, translated, electronically stored, or reduced to machine readable form without prior written consent from CONVEX Computer Corporation.

Although the material contained herein has been carefully reviewed, CONVEX does not warrant it to be free of errors or omissions. CONVEX reserves the right to make corrections, updates, revisions, or changes to the information contained herein. CONVEX does not warrant the material described herein to be free of patent infringement.

UNLESS PROVIDED OTHERWISE IN WRITING WITH CONVEX COMPUTER CORPORATION (CONVEX), THE EQUIPMENT DESCRIBED HEREIN IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. SOME STATES DO NOT ALLOW THE EXCLUSION OF IMPLIED WARRANTIES. THE ABOVE EXCLUSION MAY NOT BE APPLICABLE TO ALL PURCHASERS BECAUSE WARRANTY RIGHTS CAN VARY FROM STATE TO STATE. IN NO EVENT WILL CONVEX BE LIABLE TO ANYONE FOR SPECIAL, COLLATERAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING ANY LOST PROFITS OR LOST SAVINGS, ARISING OUT OF THE USE OR INABILITY TO USE THIS EQUIPMENT. CONVEX WILL NOT BE LIABLE EVEN IF IT HAS BEEN NOTIFIED OF THE POSSIBILITY OF SUCH DAMAGE BY THE PURCHASER OR ANY THIRD PARTY.

CONVEX and the CONVEX logo ("C") are registered trademarks of CONVEX Computer Corporation.

C1, C120, C201, C202, C210, C220, C230, and C240, are trademarks of CONVEX Computer Corporation.

CONVEX C Series, C100 Series, C200 Series, C3200 Series, C3400 Series, and C3800 Series are trademarks of CONVEX Computer Corporation.

ConvexOS and SPU OS are trademarks of CONVEX Computer Corporation

UNIX is a registered trademark of AT&T Bell Laboratories

Printed in the United States of America


---

Revision information for

**CONVEX  
Assembly Language  
Reference Manual  
(C Series)**

---

Edition	Document No.	Description
First	081-011930-000	December 1991. Release of the First Edition of the <i>CONVEX Assembly Language Reference Manual (C Series)</i> , to separate the Assembly Language Instruction Set from the <i>CONVEX Architecture Reference (C100, C200 Series)</i> , renamed the <i>CONVEX Architecture Reference Manual (C Series)</i> .



---

# Contents

---

<b>How to use this manual</b> . . . . .	<b>. xvii</b>
Organization . . . . .	. xviii
Notational conventions . . . . .	. xix
Text notation . . . . .	. xix
Command syntax . . . . .	. xxi
Data notation . . . . .	. xxii
Op code representation notation . . . . .	. xxiv
Memory location syntax notation . . . . .	. xxiv
Register name notation . . . . .	. xxv
Warnings, cautions, and notes . . . . .	. xxvi
Associated documents . . . . .	. xxvii
Ordering documents . . . . .	. xxviii
Technical assistance . . . . .	. xxviii
Acknowledgments . . . . .	. xxix

---

<b>1 Instruction formats</b> . . . . .	<b>. 1</b>
Assembly language program instruction format . . . . .	. 2
Assembly language addressing modes . . . . .	. 3
Immediate mode . . . . .	. 3
Register mode . . . . .	. 3
Direct memory addressing modes . . . . .	. 4
Absolute addressing mode . . . . .	. 4
Register deferred addressing mode . . . . .	. 4
Indexed addressing mode . . . . .	. 5
Indirect memory addressing modes . . . . .	. 5
Indirect absolute addressing mode . . . . .	. 5
Indirect deferred addressing mode . . . . .	. 5
Indirect indexed addressing mode . . . . .	. 5
Assembly language op code formats . . . . .	. 6
Extended op codes . . . . .	. 7
Operation under mask . . . . .	. 7
Op code reference modes . . . . .	. 8
Referencing registers . . . . .	. 8
Referencing memory . . . . .	. 9

---

<b>2 Instruction set (topical listings)</b> . . . . .	<b>. 13</b>
Address register instructions . . . . .	. 14
Scalar register instructions . . . . .	. 19
Vector instructions . . . . .	. 28

---

Vector length specification . . . . .	.28
Chaining . . . . .	.29
Functional unit reservation . . . . .	.30
C100 Series CPUs . . . . .	.30
Multiprocessing C Series CPUs . . . . .	.31
Register unit reservation . . . . .	.31
Accumulator topology . . . . .	.32
Accumulator element manipulations . . . . .	.33
C100 Series CPUs . . . . .	.33
Multiprocessing C Series CPUs . . . . .	.33
Accumulator operating speeds . . . . .	.34
C100 Series CPUs . . . . .	.34
Multiprocessing C Series CPUs . . . . .	.34
Scalar functional units . . . . .	.35
Vector loads and stores . . . . .	.35
Vector reduction and recursion . . . . .	.36
Vector comparison and edit instructions . . . . .	.38
Vector compares . . . . .	.38
Vector operation under mask . . . . .	.39
Vector merge, mask, compress, and expand . . . . .	.41
Communication register instructions . . . . .	.69
Process control instructions . . . . .	.71
branch and jump instructions . . . . .	.71
call, save, and return instructions . . . . .	.72
Subroutine invocation sequences . . . . .	.73
CPU control and status instructions . . . . .	.75
Privileged control and status instructions . . . . .	.76
Intrinsic instructions . . . . .	.78

---

### **3 Instruction set (alphabetic listing) . . . . . 79**

Op code descriptions . . . . .	.81
Instruction pseudocode descriptions . . . . .	.82
Comments . . . . .	.82
Arithmetic operators . . . . .	.82
Relational operators . . . . .	.83
Logical operators . . . . .	.83
Bitwise logical operators . . . . .	.83
Increment and decrement operators . . . . .	.85
Grouping structure . . . . .	.85
Conditional statement . . . . .	.86
Looping structure pseudocode; . . . . .	.86
Switch statement . . . . .	.87
Primitive functions . . . . .	.88
add. {h w} # {n N}, Ak . . . . .	.95
add. {h w s} #N, Sk . . . . .	.96
add. {h w} Aj, Ak . . . . .	.97
add. {b h w l s d} Sj, Sk . . . . .	.98
add. w Sj, Ak . . . . .	.99

add. {b h w l s d} Vi, Sj, Vk	100
add. {b h w l s d}. {t f} Vi, Sj, Vk	101
add. {b h w l s d} Vi, Vj, Vk	103
add. {b h w l s d}. {t f} Vi, Vj, Vk	104
all {Vk Sk}	106
all. {t f} {Vk Sk}	107
and #N, Ak	109
and #N, Sk	110
and Aj, Ak	111
and Sj, Sk	112
and Vi, Sj, Vk	113
and. {t f} Vi, Sj, Vk	114
and Vi, Vj, Vk	115
and. {t f} Vi, Vj, Vk	116
any {Vk Sk}	117
any. {t f} {Vk Sk}	118
atan. {s d} Sk	120
bkpt	121
br	122
call <i>effa</i>	124
callq <i>effa</i>	126
calls <i>effa</i>	127
casr	129
cfork	131
cos. {s d} Sk	132
cprs. {t f} Vj, Vk	133
ctrsg	134
cvt {b h} Aj, Ak	135
cvt {b h w l}. {s d} Sj, Sk	136
cvt {b h w l}. {s d} Vj, Vk	138
cvt {b h w l}. {s d}. {t f} Vj, Vk	140
diag Ak	143
div. {h w} #{n N}, Ak	146
div. {h w s} #N, Sk	148
div. {h w} Aj, Ak	149
div. {b h w l s d} Sj, Sk	150
div. {s d} Si, Vj, Vk	151
div. {s d}. {t f} Si, Vj, Vk	152
div. {b h w l s d} Vi, Sj, Vk	154
div. {b h w l s d}. {t f} Vi, Sj, Vk	156
div. {b h w l s d} Vi, Vj, Vk	158
div. {b h w l s d}. {t f} Vi, Vj, Vk	160
dsi	162
enag Sj, Sk	164
enal Sj, Sk	165
eni	166
eni_idle Sk	167
eni_rtn	168
exit	169

exp. {s d} Sk	170
frint. {s d} Sj, Sk	171
frint. {s d} Vj, Vk	172
frint. {s d}. {t f} Vj, Vk	173
get.w <i>Ceffa</i> , Ak	175
get.l <i>Ceffa</i> , Sk	176
getr.w <i>effa</i> , Ak	177
getr.l <i>effa</i> , Sk	179
halt #N, Ak	181
idle Sk	182
inc.w <i>Ceffa</i> , Ak	184
inc.l <i>Ceffa</i> , Sk	186
incr.w <i>effa</i> , Ak	188
incr.l <i>effa</i> , Sk	190
jmp <i>effa</i>	192
join	193
lck <i>Ceffa</i>	195
ld. {h w} # {n N}, Ak	196
ld. {w s l d u du dl lu ll} #N, Sk	197
ld.w #N, VL	199
ld.w #N, VS	200
ld. {b h w} <i>effa</i> , Ak	201
ld. {b h w l s d} <i>effa</i> , Sk	202
ld. {b h w l s d} <i>effa</i> , Vk	203
ld. {b h w l s d}. {t f} <i>effa</i> , Vk	204
ld.l <i>effa</i> , VLS	206
ld.x <i>effa</i> , VM	207
ldb. {b h w l s d} <i>effa</i> , Sk	208
ldcmr <i>effa</i> , Ak	210
ldea <i>effa</i> , Ak	212
ldea <i>effa</i> , Sk	213
ldkdr Ak	214
ldpa Aj, Ak	215
ldsdr Ak	219
ldvi. {b h w l s d} Vj, Vk	220
ldvi. {b h w l s d}. {t f} Vj, Vk	221
{le lt eq}. {h w} # {n N}, Ak	223
{le lt eq}. {h w s} #N, Sk	225
{le lt eq}. {h w} Aj, Ak	227
{le lt eq}. {b h w l s d} Sj, Sk	229
{le lt eq}. {b h w l s d} Sj, Vk	231
{le lt eq}. {b h w l s d}. {t f} Sj, Vk	233
{le lt eq}. {b h w l s d} Vj, Vk	236
{le lt eq}. {b h w l s d}. {t f} Vj, Vk	238
{le lt}u. {h w} # {n N}, Ak	241
{le lt}u. {h w} #N, Sk	243
{le lt}u. {h w} Aj, Ak	245
{le lt}u. {b h w l} Sj, Sk	247
ln. {s d} Sk	249

lop Sj, Sk	250
lop Vj, Vk	251
lop. {t f} Vj, Vk	252
mask.t Vi, Vj, Vk	254
mask. {t f} Vi, Sj, Vk	255
mat.w Ak, Ceffa	256
mat.l Sk, Ceffa	257
matr.w Ak, effa	258
matr.l Sk, effa	260
max. {b h w l s d} {Vk Sk}	262
max. {b h w l s d}. {t f} {Vk Sk}	263
merg. {t f} Vi, Sj, Vk	265
merg.t Vi, Vj, Vk	267
min. {b h w l s d} {Vk Sk}	268
min. {b h w l s d}. {t f} {Vk Sk}	269
mov Aj, Ak	271
mov Ak, PSW	272
mov Aj, Sk	273
mov Ak, VL	274
mov Ak, VS	275
mov BE (Sj), Sk	276
mov CIR, Sk	277
mov CPUID, Sk	278
mov ICR, Sk	279
mov ITR, Sk	280
mov PC, Ak	281
mov PSW, Ak	282
mov. {w l s d} Sj, Sk	283
mov Sj, Ak	284
mov Sk, BE (Sj)	285
mov Sk, CIR	286
mov Sk, ICR	287
mov Sk, ITR	288
mov Sk, ITSR	289
mov Sj, Sk, VM	290
mov Sk, TCPU	291
mov Sk, TID	292
mov Sk, TOC	293
mov Sk, TTR	294
mov Si, Sj, Vk	295
mov.w Sk, VL	296
mov Sj, VM, Sk	297
mov Sk, VML	298
mov Sk, VMU	299
mov.w Sk, VS	300
mov Sk, VV	301
mov TCPU, Sk	302
mov TID, Sk	303
mov TOC, Sk	304

mov TTR, Sk	305
mov VL, Ak	306
mov.w VL, Sk	307
mov VML, Sk	308
mov VMU, Sk	309
mov Vi, Sj, Sk	310
mov VS, Ak	311
mov.w VS, Sk	312
mski Sk	313
msync	314
mul. {h w} #{n N}, Ak	315
mul. {h w s} #N, Sk	316
mul. {h w} Aj, Ak	317
mul. {b h w l s d} Sj, Sk	318
mul. {b h w l s d} Vi, Sj, Vk	319
mul. {b h w l s d}. {t f} Vi, Sj, Vk	320
mul. {b h w l s d} Vi, Vj, Vk	322
mul. {b h w l s d}. {t f} Vi, Vj, Vk	323
neg. {h w} Aj, Ak	325
neg. {b h w l s d} Sj, Sk	326
neg. {b h w l s d} Vj, Vk	327
neg. {b h w l s d}. {t f} Vj, Vk	328
nop	330
not Aj, Ak	331
not Sj, Sk	332
not Vj, Vk	333
not. {t f} Vj, Vk	334
or #N, Ak	335
or #N, Sk	336
or Aj, Ak	337
or Sj, Sk	338
or Vi, Sj, Vk	339
or. {t f} Vi, Sj, Vk	340
or Vi, Vj, Vk	341
or. {t f} Vi, Vj, Vk	342
parity {Vk Sk}	343
parity. {t f} {Vk Sk}	344
pate Ak	346
patu	347
pbkpt	348
pfork <i>effa</i> , Ak	350
pich	352
plc.t Sj, Sk	353
plc.t Vj, Vk	354
plc.t. {t f} Vj, Vk	355
plc. {t f} VM, Sk	357
plch	358
pmod	359
pop.w Ak	360

pop. {w l} Sk	361
popr <i>effa</i> , Ak	362
pref	364
prod. {b h w l s d} {Vk Sk}	365
prod. {b h w l s d}. {t f} {Vk Sk}	367
psh.w Ak	369
psh. {w l} Sk	370
pshea <i>effa</i>	371
pshr Ak, <i>effa</i>	372
put.w Ak, <i>Ceffa</i>	374
put.l Sk, <i>Ceffa</i>	375
putr.w Ak, <i>effa</i>	376
putr.l Sk, <i>effa</i>	378
rcv.w <i>Ceffa</i> , Ak	380
rcv.l <i>Ceffa</i> , Sk	382
rcvr.w <i>effa</i> , Ak	384
rcvr.l <i>effa</i> , Sk	386
rtn	388
rtnc	390
rtnq	392
shf # {n N}, Ak	393
shf #N, Sk	394
shf.w #N, Sk	395
shf Aj, Ak	396
shf Sj, Sk	397
shf.w Sj, Sk	398
shf Sj, Vk	399
shf. {t f} Sj, Vk	400
shf Vi, Sj, Vk	402
shf. {t f} Vi, Sj, Vk	403
shf Vi, Vj, Vk	405
shf. {t f} Vi, Vj, Vk	406
sin. {s d} Sk	408
snd.w Ak, <i>Ceffa</i>	409
snd.l Sk, <i>Ceffa</i>	411
sndr.w Ak, <i>effa</i>	413
sndr.l Sk, <i>effa</i>	415
spawn <i>effa</i> , Ak	417
sqrt. {s d} Sk	419
sqrt. {s d} Vj, Vk	420
sqrt. {s d}. {t f} Vj, Vk	422
st. {b h w} Ak, <i>effa</i>	424
st. {b h w l s d} Sk, <i>effa</i>	425
st. {b h w l s d} Vk, <i>effa</i>	426
st. {b h w l s d}. {t f} Vk, <i>effa</i>	427
st.l VLS, <i>effa</i>	429
st.x VM, <i>effa</i>	430
stcmr Ak, <i>effa</i>	431
ste. {b h w l s d} Sk, <i>effa</i>	433

ste. {b h w l s d}. {t f} Sk, <i>effa</i>	435
stvi. {b h w l s d} Sk, Vj	437
stvi. {b h w l s d}. {t f} Sk, Vj	438
stvi. {b h w l s d} Vk, Vj	440
stvi. {b h w l s d}. {t f} Vk, Vj	441
sub. {h w} # {n N}, Ak	443
sub. {h w s} #N, Sk	444
sub. {h w} Aj, Ak	445
sub. {b h w l s d} Sj, Sk	446
sub. {s d} Si, Vj, Vk	447
sub. {s d}. {t f} Si, Vj, Vk	448
sub. {b h w l s d} Vi, Sj, Vk	450
sub. {b h w l s d}. {t f} Vi, Sj, Vk	451
sub. {b h w l s d} Vi, Vj, Vk	453
sub. {b h w l s d}. {t f} Vi, Vj, Vk	454
sum. {b h w l s d} {Vk Sk}	456
sum. {b h w l s d}. {t f} {Vk Sk}	458
sysc #r, #g	460
tac <i>effa</i>	462
tas <i>effa</i>	463
trap #rm, #b	464
tst <i>Ceffa</i>	466
tstvv	467
tzc Sj, Sk	468
tzc Vj, Vk	469
tzc. {t f} Vj, Vk	470
ulk <i>Ceffa</i>	472
wfork	473
xmti Sk	475
xor #N, Ak	476
xor #N, Sk	477
xor Aj, Ak	478
xor Sj, Sk	479
xor Vi, Sj, Vk	480
xor. {t f} Vi, Sj, Vk	481
xor Vi, Vj, Vk	482
xor. {t f} Vi, Vj, Vk	483
xpnd. {t f} Vj, Vk	484

---

**A Instructions sorted by op code . . . . . 485**

---

**B Instructions sorted by mnemonic . . . . . 523**

---

**Index . . . . . 561**

---

# Figures

Figure 1 Memory longword structure . . . . .	xxii
Figure 2 Assembly language program line format . . . . .	2
Figure 3 Register-reference instruction format . . . . .	8
Figure 4 Memory-reference instruction format . . . . .	9
Figure 5 Vector accumulator structure . . . . .	.32



---

# Tables

Table 1	Instruction formats . . . . .	6
Table 2	Address register instructions . . . . .	15
Table 3	Scalar register instructions . . . . .	20
Table 4	Identity operands for vector reduction operations . . . . .	36
Table 5	VM/operand combinations . . . . .	42
Table 6	Vector/scalar register instructions . . . . .	43
Table 7	Vector register instructions . . . . .	56
Table 8	Communication register instructions . . . . .	69
Table 9	Process control instructions . . . . .	74
Table 10	CPU control and status instructions . . . . .	75
Table 11	Privileged control and status instructions . . . . .	76
Table 12	Intrinsic instructions . . . . .	78
Table 13	Subcodes implemented on all C Series CPUs . . . . .	144
Table 14	Subcodes implemented on C100 Series CPUs . . . . .	144
Table 15	Subcodes implemented on multiprocessing C Series CPUs . . . . .	145
Table 16	Subcodes implemented on C3400 Series CPUs . . . . .	145
Table 17	Instructions sorted by op code . . . . .	485
Table 18	Instructions sorted by mnemonic . . . . .	523



---

# How to use this manual

The *CONVEX Assembly Language Reference Manual (C Series)* is the definitive reference for the assembly language instruction set. It is a companion to both the *CONVEX Architecture Reference Manual (C Series)* and the *CONVEX Compiler Utilities User's Guide* (replacing the *CONVEX Assembly Language User's Guide*).

This document is a reference tool developed to help engineers and software developers make maximum use of CONVEX C Series processor's facilities.

For definitions of terms not defined in this manual, refer to the "Glossary" in the *CONVEX Architecture Reference Manual (C Series)*.

For instruction execution times, refer to the *CONVEX Assembly Language Timing Guide (C Series)*.

This document applies to all CONVEX C Series architecture supercomputers, including the C100 Series, C200 Series, C3200 Series, C3400 Series, and C3800 Series CPUs.

The C200 Series, C3200 Series, C3400 Series, and C3800 Series CPUs are sometimes referred to as the multiprocessing C Series CPUs.

---

## Organization

The following chapters of this document examine the assembly language of CONVEX supercomputers in detail:

- **Chapter 1, "Instruction formats"**—Describes the formats of the CONVEX C Series assembly language instruction set.
- **Chapter 2, "Instruction set (topical listings)"**—Groups the CONVEX C Series assembly language instructions into the following subsets:
  - Address register instructions
  - Scalar register instructions
  - Vector register instructions
  - Vector/scalar instructions
  - Vector comparison and edit instructions
  - Vector reduction instructions
  - VL, VS, and VM instructions
  - Communication register instructions
  - Program control instructions
  - CPU control instructions
  - Privileged control/status instructions
- **Chapter 3, "Instruction set (alphabetic listing)"**— The reference for the CONVEX C Series assembly language instruction set.
- **Appendix A, "Instructions sorted by op code"**— Ordered listing of the op codes.
- **Appendix B, "Instructions sorted by mnemonic"**— Ordered listing of the op codes.

---

## Notational conventions

Notational conventions are those characters, symbols, terminology, or abbreviated expressions used in this guide.

---

### Text notation

Text notation conventions set apart special items in text or examples.

- **Monospace type**, represents computer output, binary or hexadecimal numbers, commands, instructions, or mnemonics.

**Example:**

```
ERROR: Unknown command. Reenter.
```

- **Bold monospace type**, represents your response to a program or utility prompt.

**Example:**

```
Do you really want to exit? y
```

- **Bold uppercase names in a sans-serif font** designate keycap names.

**Example:**

```
RETURN
```

- If two keycap names are separated by a space, they are to be pressed sequentially.

**Example:**

```
ESC Q
```

- If two keycap names are separated by a hyphen, they are to be pressed simultaneously.

**Example:**

```
CTRL-C
```

- The word "enter", followed by a command, means to type the command and then press **RETURN**.

- *Italicized words* in an example command sequence are representative of a user-supplied name, such as a file name.

**Example:**

command *filename*

- Angle brackets (< >) designate unprintable ASCII characters.

**Example:**

<197> is an em dash

- Angle brackets (< >) are used to designate fields as bits in a byte, word, register, and so forth.

**Example:**

PSW <6 . . . 0>

- Square brackets ( [ ] ) in a command sequence designate optional letters, characters, subcommands or other command elements. Brackets may be nested, indicating optional subelements. If there are two or more options they are separated by vertical slashes or pipe symbols.

**Example:**

com[mand] [*filename* | *devicename*]

- Braces ( { } ) in a command sequence designate mandatory input, which must be one of two or more possible options. These options are separated by vertical slashes or pipe symbols.

**Example:**

com[mand] {a | b | c}

- A vertical slash ( | ), also known as the pipe symbol, in a command sequence indicates "or", giving you a choice between optional elements of a command.

**Example:**

conf[igure] [*command* | *alias*]

- Horizontal ellipses ( . . . ) in a command sequence show that the element immediately preceding them can be repeated.

**Example:**

```
ad[d] [ [board] . . . | all]
```

- Vertical ellipses in a command sequence show that lines of an example have been left out.

**Example:**

```
Verifying image 99
Verifying image 199
.
.
.
Verifying image 999
```

## Command syntax

The notational conventions above are used to define the commands in the user interface.

**Example:**

```
com[mand] { .t | .f } [-a | -b] input_file [ . . . ] [output_file]
```

where

- *command* is *required* and may be abbreviated to *com* (square brackets indicate optional portion).
- If a command option, indicated by a list in braces, separated by a vertical slash, is used, then either *.t* or *.f* is *required*.
- If a command option, indicated by a list in square brackets, separated by a vertical slash, is used, then either *-a* or *-b* is *optional*.
- *input\_file*, indicated by italics with no square brackets, is a *required* file name *supplied by the user*.
- Additional *input\_file* names, indicated by ellipses in square brackets, *may optionally be supplied by the user*.
- *output\_file*, indicated by square brackets and italics, is an *optional* file name *supplied by the user*.

---


## Data notation

Data notation conventions identify specific definitions in CONVEX supercomputer architecture:

- A *bit* is a single binary value or entity.
- A *nibble* is 4 bits.
- A *byte* is 8 bits.
- A *halfword* is 16 bits.
- A *word* is 32 bits.
- A *longword* is 64 bits.
- *Single precision* is a 32-bit floating point word.
- *Double precision* is a 64-bit floating point longword.
- An *instruction* is a multi-halfword operand.
- A bit is *set* when it contains a binary value of 1.
- A bit is *clear* when it contains a binary value of 0.
- Bit numbering is from left to right,  $N-1$  through 0. The most significant numerical bit is  $N-1$ , the least significant is 0. The bit numbering represents the binary weight of a position.
- Byte numbering is from left to right, 0 through  $N-1$ .
- Byte order in a 64-bit longword is interpreted with increasing byte addresses associated with higher order bytes within a longword. The most significant bit is associated with the least significant byte number.

Figure 1 represents the ordering of each addressable entity within a 64-bit longword.

**Figure 1**  
Memory longword structure



- A *register* is a programmer-visible hardware storage element internal to the CPU.
- All register contents are written in hexadecimal notation, unless explicitly stated otherwise.
- Bit fields are specified with decimal numbers as:

`reg_name<x . . y>`

where the bit field is `reg_name` from bits `x` through `y`.

- Individual bit positions within a register are specified as:

`reg_name<15, 4, 0>`

where 15, 4, and 0 are bits within `reg_name`.

- An *instruction* is a group of halfwords.
  - **C100 Series CPUs**—The first halfword is an op code and the remaining halfwords are operands.
  - **C200 Series CPUs**—The first halfword is an op code prefix, another halfword is an op code, and the remaining halfwords are operands.
- All memory and I/O addresses are written in hexadecimal notation unless explicitly stated otherwise.
- *Physical memory* is the physical storage (main memory) actually installed with the CPU.
- *Virtual memory* is the perceived amount of main memory as seen by the application programmer.
- The symbol *k* is an abbreviation for *kilo* or 1,024.
- The symbol *M* is an abbreviation for *mega* or 1,048,576.
- The symbol *G* is an abbreviation for *giga* or 1,073,741,824.
- A *stack* is a data structure in which memory is allocated and deallocated from one end, usually called the top, on a last-in, first-out basis.
- A *return block* is a collection of register contents that are pushed on or popped off a stack in response to an instruction or other event.

- *Reserved* or *undefined* indicate what, if anything, to expect from unused fields in registers, reserved memory, or reserved I/O space. Algorithm implementation based on the use of reserved fields is not recommended.

---

## Op code representation notation

Representations of the op codes are specified with the following suffixes appended:

<b>b</b>	Byte (8-bit value)
<b>h</b>	Halfword (16-bit value)
<b>w</b>	Word (32-bit value)
<b>l</b>	Longword (64-bit value)
<b>x</b>	Extended (128-bit value)
<b>s</b>	Single-precision floating point (32 bits)
<b>d</b>	Double-precision floating point (64 bits)
<b>t</b>	Operation under mask – true (C200 Series only)
<b>f</b>	Operation under mask – false (C200 Series only)
<b>#n</b>	A 3-bit (short) immediate with binary value 0,1,..7
<b>#N</b>	A 32-bit two's complement signed immediate

---

## Memory location syntax notation

The following notation describes memory locations:

- **Effective address (*effa*)**—The effective memory address of an operand.
- **Communication register effective address (*Ceffa*)**—The effective communication register address of an operand.

The following notation describes the contents of memory:

- ***c(effa)***—The contents of the memory location specified by the memory effective address.

- *c(Ceffa)*—The contents of the communication register specified by the communication register effective address.
- *L(Ceffa)*—The contents of the lock bit associated with the communication register specified by the communication register effective address.

---

## Register name notation

Registers in the CONVEX C Series architecture include:

BE	Broadcast enable registers
VL	Vector length
VS	Vector stride registers
VLS	Vector length and stride
VM	Vector merge
VV	Vector valid
PSW	Program status word
PC	Program counter
ICR	Interrupt control register
ITR	Interval timer register
ITSR	Interval timer scalar register
TOC	Time-of-century counter
CIR	Communication index register
CPUID	CPU identification register
TCPU	Target CPU identification register
TID	Thread identification register
TTR	Thread timer register

---

## Warnings, cautions, and notes

The following are examples of warnings, cautions, and notes, and their typical content and location, as used in CONVEX documents:

### Warning

A warning highlights procedures or information necessary to avoid injury to personnel. The warning immediately precedes the critical information and includes a description of the hazard.

### Caution

A caution highlights procedures or information necessary to avoid damage to equipment, damage to software, loss of data, or invalid test results. The caution immediately precedes the critical information and includes a description of the possible damage.

---

### Note

A note highlights information of a supplemental nature. The note immediately precedes or follows the highlighted information.

---

## Associated documents

The following is a partial list of other manuals or books that may provide more detailed information on the topics presented in this manual:

- **CONVEX Compiler Utilities User's Guide** (replaces the *CONVEX Assembly Language User's Guide*), Order No. DSW-096—This manual is a reference guide for software engineers developing software for the CONVEX processor systems. This text contains all the individual formats and descriptions for each CONVEX processor's instruction set in addition to this document.
- **CONVEX Assembly Language Timing Guide (C Series)**, Order No. DSW-303—This guide includes the latest instruction times and information regarding the effect of instruction interaction on timing.
- **CONVEX Architecture Reference Manual (C Series)**, Order No. DHW-300—This manual includes information about the architecture of CONVEX C Series supercomputers.
- **CONVEX Guide to Writing Device Drivers**, Order No. DSW-095—This manual includes information necessary to write a device driver for CONVEX supercomputers.
- **CONVEX System Manager's Guide**, Order No. DSW-004—This manual is tailored to system managers who are responsible for administering resources on CONVEX systems. Included are descriptions for configuring devices, authorizing users, setting up mail and communications, performing backups and system accounting functions, and monitoring system resources.
- **CONVEX SPU UNIX Utilities Manual**, Order No. DHW-007—This manual contains the manual pages that describe the features of the CONVEX Service Processor Unit (SPU) Operating System utilities, including UNIX V7 commands, system call error numbers, file formats, and system management.

---

## Ordering documents

To order the current edition of this or any other CONVEX document, send requests to:

CONVEX Computer Corporation  
Customer Service  
PO Box 833851  
Richardson TX 75083-3851 USA

Include the order number or exact title with the request. The order number is on the title page of the manual and begins with the letters "DHW-" or "DSW-."

The order number for the *CONVEX Assembly Language Reference Manual (C Series)* is DHW-301.

---

## Technical assistance

Hardware and software support can be obtained through the CONVEX Technical Assistance Center (TAC):

- From all locations in the United States:
  - Customers call (800)952-0379.
  - CONVEX employees call (800)545-4839.
- From locations in Canada, customers and CONVEX employees call (800)345-2384.
- From all other locations, contact the nearest CONVEX office.

---

## Acknowledgments

Many people have made contributions to this document:

- **Technical contributors:** Rich Adkisson, Mike Chastain, Dave Dodson, Harold Dozier, Gary Gostin, Jim Kerr, Jim Mankovich, Lee Mcfearin, David Schrodel, Randall Stiles, and Steve Wallach
- **Document review team:** Brad Culter, Dave Dodson, Baji Edupuganty, Robert Ellis, Tom Ford, David Gray, Al Haddix, Gil Hansen, Mark Jones, Jim Kerr, Brian Konigsburg, Jim Mankovich, Lee Mcfearin, John Moses, Brian Parks, and David Schrodel
- **Editorial services:** Larry Bonura, Sheri Roloff

The efforts of these people have made this document possible.

Phil Lloyd  
CONVEX Hardware Documentation



This chapter briefly describes the assembly language program and instruction formats. The assembly language addressing modes, immediate, register, direct memory, and indirect memory, are defined and described in detail.

The assembly language format and structures are described in detail in the *CONVEX Compiler Utilities User's Guide* (replaces the *CONVEX Assembly Language User's Guide*).

The assembly language execution timing is described in detail in the *CONVEX Assembly Language Timing Guide (C Series)*.

The CONVEX assembly language consists of mnemonics and op codes, which are directly related. By definition, each assembly language mnemonic translates into a unique machine language op code. These op codes give access to registers, memory, and other structures in CONVEX software.

Op codes are the focus of this manual. The op code formats of the CONVEX assembly language instruction set for the C Series architecture supercomputers are defined and described in detail.

In addition, mnemonics are used in the context of assembly language program structures.

---

## Assembly language program format

An assembly language program is a sequence of mnemonic instructions. These can be instructions that will be translated into machine language instructions (op codes), or they can be directives to the assembler, itself. Both types of instructions follow the same basic format.

The assembly language program line is comprised of five fields: label, mnemonic, operand list, comment, and terminator. The only field that is required is the terminator field (exclamation point or newline). The format for an assembly language program instruction is shown in Figure 2.

**Figure 2**  
Assembly language program line format

```
[label:] mnemonic [operand list] [;comment] terminator
```

Assembly language lines can be combined to form programs.

### Example:

```
Arg = 4
      .
      .
      .

loop:  eq.w   #0,s0
      jmps.t  exit
      add.w  #1,s0
      ld.w   arg(a2),s1
      add.w  s1,s0
      br    loop

exit:
      .
      .
      .
```

---

## Assembly language addressing modes

The CONVEX assembly language instruction set has eight possible operand addressing modes: immediate mode, register mode, and six modes for specifying operands in memory (direct and indirect versions of absolute, register deferred, and indexed modes). Since the CONVEX architecture is based on three sets of high-speed registers (address, scalar, and vector), most of the instructions are limited to register operands only. Each addressing mode is described in detail in the following sections.

---

### Immediate mode

Immediate operands provide a method for referencing data in the program's instruction stream. The assembler syntax for specifying an immediate operand is written as "#" followed by the expression that defines the value of the immediate operand.

---

### Register mode

The majority of the instructions in the instruction set require one or more register mode operands. A register mode operand specifies the register set and the particular register in the set to be used as the operand. The actual machine instruction generated by the assembler depends on both the register set used and the register within that register set.

General register operands are specified by a letter (either upper or lower case) and a number (zero to seven). The letter denotes the register set, and the number specifies the register number in the set. The general register sets for the machine are:

- The address registers (A)
- The scalar registers (S)
- The vector registers (V)

To aid in program readability, three of the address registers can also be referenced by special names or reserved words. These are:

- The stack pointer (SP = A0)
- The argument pointer (AP = A6)
- The frame pointer (FP = A7)

The assembler itself uses reserved words to denote the registers in the machine. Each register is referenced by the reserved words only. Additional symbols may not be defined to denote machine registers.

There are ten special purpose registers in the machine that are used for machine control. These registers are also specified by reserved words:

- Vector stride register (VS)
- Vector length register (VL)
- Vector stride and length combination (VLS)
- Processor status word (PSW)
- Program counter (PC)
- Interval timer register (ITR)
- Interval timer status register (ITSR)
- Interrupt target CPU register (TCPU)
- Interrupt control register (ICIR)
- Communication register set index register (CIR)
- Thread identification register (TID)
- Time-of-century clock (TOC)
- Physical CPU identification register (CPUID)
- Thread timer register (TTR)
- CPU timer register (CTR)

---

## Direct memory addressing modes

This addressing method references the target operand directly.

### Absolute addressing mode

A program can reference an address in the virtual address space by specifying the location, using an expression that evaluates to the location's address.

Example:

```
ld.w addr, reg
```

### Register deferred addressing mode

The address registers can contain a pointer, or the address of a register that contains the operand, rather than the operand itself.

This addressing mode is specified by enclosing the address register that contains the pointer in parentheses.

Example:

```
ld.w (INDEX reg), reg
```

### **Indexed addressing mode**

In this mode, an offset or base is added to the contents of the address register and the result is used as a pointer to the operand.

This addressing mode is specified by preceding a deferred register specifier with an expression.

**Example:**

```
ld.w offset (INDEX reg), reg
```

---

### **Indirect memory addressing modes**

*Indirection* is an addressing method that uses an address in logical memory to reference the ultimate target operand.

Indirection occurs after indexing (adding of the address register). Only one level of indirection can be specified. An indirect word is a 32-bit pointer to a virtual byte address.

#### **Indirect absolute addressing mode**

This mode provides for one level of indirection from an absolute address. The operand pointer is located at the absolute address specified by an expression.

This addressing mode is specified by preceding an absolute location operand with an ampersand.

**Example:**

```
ld.w @addr, reg
```

#### **Indirect deferred addressing mode**

This mode provides an additional level of indirection over the deferred mode. The register specified contains the address of the pointer to the desired operand.

This addressing mode is formed by preceding a deferred register operand with an ampersand.

**Example:**

```
ld.w @ (INDEX reg), reg
```

#### **Indirect indexed addressing mode**

In this mode, the value of the register and the value of the index expression are added together to form the address of a pointer to the desired operand.

This addressing mode is specified by preceding an indexed operand with an ampersand.

**Example:**

```
ld.w @ addr (INDEX reg), reg
```

---

## Assembly language instruction formats

A *standard* assembly instruction is one, two, or three halfwords (16, 32, or 48 bits) in length. An *extended op code* assembly instruction is two, three, or four halfwords (32, 48, or 64 bits) in length.

Memory in the CONVEX C Series supercomputer is byte addressable. However, instructions are addressed on *even* byte boundaries. Bit <0> of the program counter (PC) is always zero.

### Standard op codes

There are eight instruction formats, as shown in Table 1. The first bits of the op code are encoded using a *modified leading one's* (Huffman's code) encoding method to indicate the instruction format. The instruction format is decoded using a binary tree processing sequence. After interpreting the op code type (in column one), the number of bits remaining in the op code (column two) and the additional elements of the instruction format (column three) are then determined.

Table 1  
Instruction formats

Huffman's code format (binary)	Additional op code length (bits)	Additional elements of the instruction format	Example instruction
1	6	[Ri], [Rj], [Rk]	add.h Vi, Sj, Vk
00	7	[L], [Aj], [Rk] [number=16/32]	add.w #N, Ak
	6	[@], [L], [Aj], [Rk] [number=16/32]	call effa
010	7	[Rj], [Rk]	add.w #n, Ak
0110	6	[Rj], [Rk]	cprs.f Vj, Vk
0111 0	3	[displacement <8..0>]	br
0111 10	4	[Rj], [Rk]	cvtw.s Vj, Vk
0111 110	6	[Rk]	atan.s Sk
0111 1110	5	[Rk]	all Vk

Any op code not covered by this instruction formatting is an unimplemented instruction, and its execution results in an *undefined op code* system exception.

Refer to "Op code descriptions," page 81, and the *CONVEX Architecture Reference Manual (C Series)*, Chapter 12, "Operating system exceptions."

---

## Extended op codes

In order to add new instructions to the standard assembly language instruction set, the extended instruction set (multiprocessing C Series CPUs only) includes an *extended op code* format. In this format, a one-, two-, or three-halfword op code may be preceded by a 16-bit field known as the *op code prefix*.

The extended instruction set defines two prefixes with values 7EF0 or 7EF8. The difference between the two prefix values is in the E flag, bit <3>, as shown in Figure 3 and Figure 4. The last three bits of the prefix op code are not used, which means that prefixes 7EF0 through 7EF7 (E = 0) are equivalent, and 7EF8 through 7EFF (E = 1) are equivalent.

When no prefix is encountered in the instruction stream, the instruction belongs to the standard instruction set, and is said to reside in standard (ST) space. When either of these prefixes is encountered in the instruction stream, the subsequent op code belongs to the extended instruction set, and is said to reside in extended (E0 or E1) space.

---

## Operation under mask

A primary use for the extended op code prefix is *operation under mask* (multiprocessing C Series CPUs only). In this example, the root op code is the nonmasked version of the instruction. The prefix 7EF0 indicates *under false mask*, and the prefix 7EF8 indicates *under true mask*.

**Example:**

6800	is the standard op code for eq.b Vj, Vk.
7EF0 6800	is the extended op code for eq.b.f Vj, Vk.
7EF8 6800	is the extended op code for eq.b.t Vj, Vk.

The mask polarity indicated in the prefix (bit <3>) is the *only* distinction made between the two extended op code prefixes.

Operations-under-mask are explained in more detail in the "Vector operation under mask" section of Chapter 2.

The instruction set also defines some nonmasked extended instructions. These instructions have two equivalent op codes that cause their execution.

**Example:**

7EF0 3700      extended op code for *snd.l Sk, Ceffa*

7EF8 3700      equivalent op code for *snd.l Sk, Ceffa*

## Op code reference modes


There are two generic types of addressing modes: *register-register* and *register-memory*.

### Referencing registers

*Register-register* instructions specify none, one, two, or three unique registers and are 16 bits in length. Extended instructions also include a 16-bit op code prefix. In the register-register mode, all source operands are assumed to have been preloaded into one of the various machine registers. The destination of the result is one of the specified registers.

Figure 3 shows the structure of memory-reference instructions.

Figure 3  
Register-reference instruction format



These fields are defined as follows:

- **Op code prefix** —Bits <15..0>  
The 16-bit prefix field specifies an extended instruction. The E flag (bit <3>) is the true/false mask bit. The prefix is not used for standard instructions
- **Op code** —Bits <15..9|6|3>  
The op code field specifies which operation to perform on the referenced data and selects the register class (A, S, or V) referred to by the Rx field(s), if any.
- **Ri, Rj, Rk**—Bits <8..6>, Bits <5..3>, Bits <2..0>  
Each instruction can have up to three register designation fields, Ri, Rj, and/or Rk. These fields specify the source or destination of the referenced operands, if any. The number of registers used depends on the nature of the op code.

The op code also specifies the precision of the operand. The register can be either a scalar register (Sk), an address register (Ak), or a vector register (Vk), depending on the instruction. In some instructions, the field is unused (X).


## Referencing memory

The instructions that operate in the *register-to-memory* and *register-from-memory* mode use operands called an *effective address (effa)*. Communication register duals of these instructions use a *communication register effective address (Ceffa)*. Generally, instructions that reference memory to load and store operands are either 32 or 48 bits in length. Extended instructions also include a 16-bit op code prefix. The difference between these instruction lengths depends on the absence or presence of the prefix and the length of the displacement or address field.

For all instructions that reference memory, exceptions related to address translation can occur, for example, page faults or protection violations.

Figure 4 shows the structure of these memory-reference instructions.

**Figure 4**  
Memory-reference instruction format



These fields are defined as follows:

- **Op code prefix** —Bits <15..0>  
The 16-bit prefix field specifies an extended instruction. The E flag (bit <3>) is the true/false mask bit. The prefix is not used for standard instructions
- **Op code** —Bits <15..8>  
The op code field specifies which operation to perform on the referenced data and selects the register class (A, S, or V) referred to by the Rx field(s), if any.
- **Indirection (@)** —Bit <7>  
The @ field specifies the presence or absence of indirection. If @ = 0, no indirection is specified.

If @ = 1, indirection is specified, and the effective address is the address stored in the word at the location computed by adding the contents of  $A_j$  (0, if  $j = 0$ ) to the displacement.

- **Length (L)**—Bit <6>  
The L field specifies the length of the displacement field. If  $L = 0$ , the displacement field is a two's complement 16-bit value.

If  $L = 1$ , the displacement field is a two's complement 32-bit value. This field is sign-extended to 32 bits before it is added to the effective address. The instruction length is automatically generated, based on the size of the displacement.

- **$A_j$** —Bits <5..3>  
The  $A_j$  field specifies the Address (A) register used to generate the logical address. If  $A_0$  is specified, the value of 0 is used (absolute addressing) and the true contents of  $A_0$  are unused. If  $A_1, A_2, \dots, A_7$  is specified the contents of the specified address register are added to the displacement field to generate the final effective target address.

If indirection is not specified, the effective target address is the effective address. If indirection is specified the effective target address references byte 0 of a 32-bit word whose contents are the effective address.

- **$R_j, R_k$** —Bits <5..3>, <2..0>  
The  $R_k$  field specifies the source or destination of the referenced operand, if any. The op code specifies the precision of the operand. The number of registers used depends on the nature of the op code.

The op code also specifies the precision of the operand. The register can be either a scalar register (Sk), an address register (Ak), or a vector register (Vk), depending on the instruction. In some instructions, the field is unused (X).

- **Displacement | Address**—Bits <31 | 15..0>  
As a *displacement*, this field contains a 16-bit or 32-bit value that is either added to the entire contents of an A register or used directly as a byte address. A 16-bit displacement value is sign-extended to 32 bits before use.

As an *address*, the field contains a 16-bit or 32-bit value that is used directly as a byte address.

This chapter lists by topic the assembly language instruction set for the CONVEX C Series supercomputers.

There are four register sets.

- Address registers (eight 32-bit registers)
- Scalar registers (eight 64-bit registers)
- Vector registers (8 vectors, each containing 128 64-bit elements)
- Communication registers (1024 64-bit locations for C200/C3200 Series CPUs, and 4096 64-bit locations for C3400 Series and C3800 Series CPUs)

The first three register sets are general registers, partitioned according to the type of operand to be manipulated. The fourth register set implements CPU communication and synchronization for the multiprocessing C Series CPUs.

Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 3, "General registers," and Chapter 6, "Communication registers," for more information.

In this chapter, the instruction set is divided into topics, first according to the type of register data the instruction manipulates, then other topics are considered:

- Process control instructions
- CPU control and status instructions
- Privileged control and status instructions
- Intrinsic instructions

---

## Address register instructions

The instructions listed in this section manipulate operands in the address (A) registers. When these operands are less than 32 bits in length, only the specified bits of the A registers are used or modified. All other bits are unused or left unchanged.

All arithmetic operations are performed using two's complement manipulations. All overflow is generated and is stored in the processor status word (PSW). Integer traps can be disabled. Logical operations operate on words only.

The signed and unsigned compares *set* or *cleared* with C, the address carry flag (PSW<31>). Address register comparisons result in the setting or clearing of C. If the specified comparison is true, C is *set* to 1. If the comparison is false, C is *cleared* to 0.

There are two sets of comparisons: *signed* and *unsigned*. Unsigned comparisons treat both operands as positive values. Within each set of comparisons there is an instruction group that permits the specification of an immediate value.

Typically, after the execution of a compare instruction, a branch-on-carry instruction is executed.

The following are the *complementary relations* used for address compares:

<=      >

<        >=

==      !=

The instruction set includes compare instructions for all three comparisons in the first column. If the required relation is not one of those three, the complement of the relation is used, along with the complement of the branch condition.

The first two comparisons in the second column can be achieved in either of two ways. First,  $A > B$ , *branch true* is equivalent to  $A <= B$ , *branch false*. Alternatively,  $B > A$ , *branch true* is equivalent to  $A < B$ , *branch true*.

Table 2 lists the address register instructions.

**Table 2**  
Address register instructions

<b>Instruction</b>	<b>Description</b>
add.h #n, Ak	Add short immediate address halfword
add.h #N, Ak	Add immediate address halfword
add.h Aj, Ak	Add address register halfword
add.w #n, Ak	Add short immediate address word
add.w #N, Ak	Add immediate address word
add.w Sj, Ak	Add scalar to address word
add.w Aj, Ak	Add address register word
and #N, Ak	AND immediate to address register
and Aj, Ak	AND address register
cvtb.w Aj, Ak	Convert byte to word
cvth.w Aj, Ak	Convert half to word
cvtw.b Aj, Ak	Convert word to byte
cvtw.h Aj, Ak	Convert word to halfword
div.h #n, Ak	Divide short immediate address halfword
div.h #N, Ak	Divide immediate address halfword
div.h Aj, Ak	Divide address register halfword
div.w #n, Ak	Divide short immediate address word
div.w #N, Ak	Divide immediate address word
div.w Aj, Ak	Divide address register word
eq.h #n, Ak	Compare equal short immediate halfword
eq.h #N, Ak	Compare equal immediate halfword
eq.h Aj, Ak	Compare equal halfword
eq.w #n, Ak	Compare equal short immediate word
eq.w #N, Ak	Compare equal immediate word
eq.w Aj, Ak	Compare equal word
ld.b <i>effa</i> , Ak	Load address register byte
ld.h #n, Ak	Load short immediate halfword into Ak

**Table 2 (continued)**  
Address register instructions

<b>Instruction</b>	<b>Description</b>
ld.h #N, Ak	Load immediate halfword into Ak
ld.h <i>effa</i> , Ak	Load address register halfword
ld.w #n, Ak	Load short immediate into Ak
ld.w #N, Ak	Load immediate into Ak
ld.w <i>effa</i> , Ak	Load address register word
ldea <i>effa</i> , Ak	Load effective address
ldpa Aj, Ak	Load a physical byte address into Ak
le.h #n, Ak	Compare less than or equal short immediate halfword
le.h #N, Ak	Compare less than or equal immediate halfword
le.h Aj, Ak	Compare less than or equal signed halfword
le.w #n, Ak	Compare less than or equal short immediate word
le.w #N, Ak	Compare less than or equal immediate word
le.w Aj, Ak	Compare less than or equal signed word
leu.h #n, Ak	Compare unsigned less than or equal short immediate halfword
leu.h #N, Ak	Compare unsigned less than immediate halfword
leu.h Aj, Ak	Compare unsigned less than or equal halfword
leu.w #n, Ak	Compare unsigned less than or equal short immediate word
leu.w #N, Ak	Compare unsigned less than or equal immediate word
leu.w Aj, Ak	Compare unsigned less than or equal word
lt.h #n, Ak	Compare less than short immediate halfword
lt.h #N, Ak	Compare less than immediate halfword

**Table 2 (continued)**  
Address register instructions

<b>Instruction</b>	<b>Description</b>
lt.h Aj, Ak	Compare less than signed halfword
lt.w #n, Ak	Compare less than short immediate word
lt.w #N, Ak	Compare less than immediate word
lt.w Aj, Ak	Compare less than signed word
ltu.h #n, Ak	Compare unsigned less than short immediate halfword
ltu.h #N, Ak	Compare unsigned less than immediate halfword
ltu.h Aj, Ak	Compare unsigned less than halfword
ltu.w #n, Ak	Compare unsigned less than short immediate word
ltu.w #N, Ak	Compare unsigned less than immediate word
ltu.w Aj, Ak	Compare unsigned less than word
mov Aj, Ak	Move address register
mov Aj, Sk	Move an address to a scalar
mov PSW, Ak	Store the PSW into an address register
mov Ak, PSW	Load an address register into the PSW
mov PC, Ak	Load next PC address
mul.h #n, Ak	Multiply short immediate address halfword
mul.h #N, Ak	Multiply immediate address halfword
mul.h Aj, Ak	Multiply address register halfword
mul.w #n, Ak	Multiply short immediate address word
mul.w #N, Ak	Multiply immediate address word
mul.w Aj, Ak	Multiply address register word
neg.h Aj, Ak	Negate address register halfword
neg.w Aj, Ak	Negate address register word
not Aj, Ak	Complement address register
or #N, Ak	OR immediate to address register

**Table 2 (continued)**  
Address register instructions

<b>Instruction</b>	<b>Description</b>
or Aj, Ak	OR address register
pop.w Ak	Pop word into address register
psh.w Ak	Push an address register
pshea <i>effa</i>	Push effective address
shf #n, Ak	Logical shift short immediate to address register
shf #N, Ak	Logical shift immediate to address register
shf Aj, Ak	Shift an address
st.b Ak, <i>effa</i>	Store address register byte
st.h Ak, <i>effa</i>	Store address register halfword
st.w Ak, <i>effa</i>	Store address register word
sub.h #n, Ak	Subtract short immediate address halfword
sub.h #N, Ak	Subtract immediate address halfword
sub.h Aj, Ak	Subtract address register halfword
sub.w #n, Ak	Subtract short immediate address word
sub.w #N, Ak	Subtract immediate address word
sub.w Aj, Ak	Subtract address register word
xor #N, Ak	Exclusive OR immediate to address register
xor Aj, Ak	Exclusive OR address register

---

## Scalar register instructions

The instructions listed in this section manipulate operands in the eight 64-bit scalar registers. The scalar registers are used to perform computations on fixed and floating point operands.

Instructions affecting both scalar and vector registers are in the “Vector comparison and edit instructions” section.

Scalar register instructions work with byte, halfword, word, longword, single-precision floating point, and double-precision floating point operands.

Both CONVEX native format and IEEE format are supported by all floating point instructions.

The following flags are affected in the PSW:

- SIV (integer overflow), integer only
- OV (exponent overflow), floating point only
- UN (exponent underflow), floating point only
- SC (scalar carry), integer only
- RO (reserved operand), floating point only
- SDZ (divide by zero), integer only
- FDZ (divide by zero), floating point only

Scalar register comparisons result in the setting or clearing of SC, the scalar carry flag (PSW<23>). If the specified comparison is true, SC is *set* to 1. If the comparison is false, the scalar SC is *cleared* to 0.

Scalar compares are divided into two sets of comparisons: *signed* and *unsigned*. Unsigned comparisons treat both operands as positive values. Within each set of comparisons there is an instruction group that permits the specification of an immediate value.

Typically, after the execution of a scalar compare instruction, a branch-on-carry instruction is executed.

The following are the *complementary relations* used for scalar compares:

<=      >

<        >=

==       !=

The instruction set includes compare instructions for all three comparisons in the first column. If the required relation is not one of those three, the complement of the relation is used, along with the complement of the branch condition. The first two comparisons in the second column can be achieved in either of two ways. First,  $A > B$ , *branch true* is equivalent to  $A \leq B$ , *branch false*. Alternatively,  $B > A$ , *branch true* is equivalent to  $A < B$ , *branch true*.

Table 3 lists the scalar register instructions.

**Table 3**  
Scalar register instructions

<b>Instruction</b>	<b>Description</b>
add.b Sj, Sk	Add scalar/scalar integer byte
add.d Sj, Sk	Add scalar/scalar double float
add.h #N, Sk	Add scalar/immediate integer halfword
add.h Sj, Sk	Add scalar/scalar integer halfword
add.l Sj, Sk	Add scalar/scalar integer longword
add.s #N, Sk	Add scalar/immediate single float
add.s Sj, Sk	Add scalar/scalar single float
add.w #N, Sk	Add scalar/immediate integer word
add.w Sj, Sk	Add scalar/scalar integer word
and #N, Sk	AND scalar/immediate
and Sj, Sk	AND scalar/scalar
cvtb.w Sj, Sk	Convert byte to word
cvt.d.l Sj, Sk	Convert double float to longword
cvt.d.s Sj, Sk	Convert double float to single float
cvt.d.w Sj, Sk	Convert double float to word

**Table 3 (continued)**  
Scalar register instructions

<b>Instruction</b>	<b>Description</b>
<code>cvth.w Sj, Sk</code>	Convert halfword to word
<code>cvtl.d Sj, Sk</code>	Convert longword to double float
<code>cvtl.s Sj, Sk</code>	Convert longword to single float
<code>cvtl.w Sj, Sk</code>	Convert longword to word
<code>cvts.d Sj, Sk</code>	Convert single float to double float
<code>cvts.l Sj, Sk</code>	Convert single float to longword
<code>cvts.w Sj, Sk</code>	Convert single float to word
<code>cvtw.b Sj, Sk</code>	Convert word to byte
<code>cvtw.d Sj, Sk</code>	Convert word to double float
<code>cvtw.h Sj, Sk</code>	Convert word to halfword
<code>cvtw.l Sj, Sk</code>	Convert word to longword
<code>cvtw.s Sj, Sk</code>	Convert word to single float
<code>div.b Sj, Sk</code>	Divide scalar/scalar integer byte
<code>div.d Sj, Sk</code>	Divide scalar/scalar double float
<code>div.h #N, Sk</code>	Divide scalar/scalar integer halfword
<code>div.h Sj, Sk</code>	Divide scalar/scalar integer halfword
<code>div.l Sj, Sk</code>	Divide scalar/scalar integer longword
<code>div.s #N, Sk</code>	Divide scalar/scalar single float
<code>div.s Sj, Sk</code>	Divide scalar/scalar single float
<code>div.w #N, Sk</code>	Divide scalar/scalar integer word
<code>div.w Sj, Sk</code>	Divide scalar/scalar integer word
<code>eq.b Sj, Sk</code>	Compare equal byte
<code>eq.d Sj, Sk</code>	Compare equal double float
<code>eq.h #N, Sk</code>	Compare equal halfword
<code>eq.h Sj, Sk</code>	Compare equal halfword
<code>eq.l Sj, Sk</code>	Compare equal longword
<code>eq.s Sj, Sk</code>	Compare equal single float
<code>eq.w #N, Sk</code>	Compare equal word

**Table 3 (continued)**  
Scalar register instructions

<b>Instruction</b>	<b>Description</b>
<code>eq.w Sj, Sk</code>	Compare equal word
<code>frint.d Sj, Sk</code>	Integerize float double scalar
<code>frint.s Sj, Sk</code>	Integerize float single scalar
<code>ld.b effa, Sk</code>	Load scalar byte
<code>ld.d #N, Sk</code>	Load immediate upper 32 bits
<code>ld.d effa, Sk</code>	Load scalar double float
<code>ld.dl #N, Sk</code>	Load 64-bit floating immediate, lower half
<code>ld.du #N, Sk</code>	Load 64-bit floating immediate, upper half
<code>ld.h effa, Sk</code>	Load scalar halfword
<code>ld.l #N, Sk</code>	Load 32-bit immediate sign-extended to 64 bits
<code>ld.l effa, Sk</code>	Load scalar longword
<code>ld.ll #N, Sk</code>	Load 64-bit integer immediate, lower half
<code>ld.lu #N, Sk</code>	Load 64-bit integer immediate, upper half
<code>ld.s effa, Sk</code>	Load scalar single float
<code>ld.u #N, Sk</code>	Load immediate, upper half
<code>ld.w #N, Sk</code>	Load a 32-bit immediate
<code>ld.w effa, Sk</code>	Load scalar word
<code>ldb.b effa, Sk</code>	Load bypass scalar byte
<code>ldb.d effa, Sk</code>	Load bypass scalar double float
<code>ldb.h effa, Sk</code>	Load bypass scalar halfword
<code>ldb.l effa, Sk</code>	Load bypass scalar longword
<code>ldb.s effa, Sk</code>	Load bypass scalar single float
<code>ldb.w effa, Sk</code>	Load bypass scalar word
<code>ldea effa, Sk</code>	Load effective address/scalar
<code>le.b Sj, Sk</code>	Compare less than or equal byte

**Table 3 (continued)**  
Scalar register instructions

<b>Instruction</b>	<b>Description</b>
le.d Sj, Sk	Compare less than or equal double float
le.h #N, Sk	Compare less than or equal halfword
le.h Sj, Sk	Compare less than or equal halfword
le.l Sj, Sk	Compare less than or equal longword
le.s #N, Sk	Compare less than or equal single
le.s Sj, Sk	Compare less than or equal single float
le.w #N, Sk	Compare less than or equal word
le.w Sj, Sk	Compare less than or equal word
leu.b Sj, Sk	Compare unsigned less than or equal byte
leu.h #N, Sk	Compare unsigned less than or equal halfword
leu.h Sj, Sk	Compare unsigned less than or equal halfword
leu.l Sj, Sk	Compare unsigned less than or equal longword
leu.w #N, Sk	Compare unsigned less than or equal word
leu.w Sj, Sk	Compare unsigned less than or equal word
lop Sj, Sk	Count of leading zeros in Sj
lt.b Sj, Sk	Compare less than byte
lt.d Sj, Sk	Compare less than double float
lt.h #N, Sk	Compare less than halfword
lt.h Sj, Sk	Compare less than halfword
lt.l Sj, Sk	Compare less than longword
lt.s #N, Sk	Compare less than single
lt.s Sj, Sk	Compare less than single float
lt.w #N, Sk	Compare less than word

**Table 3 (continued)**  
Scalar register instructions

<b>Instruction</b>	<b>Description</b>
lt.w Sj, Sk	Compare less than word
ltu.b Sj, Sk	Compare unsigned less than byte
ltu.h #N, Sk	Compare unsigned less than halfword
ltu.h Sj, Sk	Compare unsigned less than halfword
ltu.l Sj, Sk	Compare unsigned less than longword
ltu.w #N, Sk	Compare unsigned less than word
ltu.w Sj, Sk	Compare unsigned less than word
mov BE (Sj), Sk	Move broadcast enable register to a scalar
mov CIR, Sk	Move comm index register to a scalar
mov CPUID, Sk	Move CPU identification to scalar
mov ICR, Sk	Move interrupt control register to scalar
mov TCPU, Sk	Move the target CPU register to scalar
mov TID, Sk	Load thread ID to scalar
mov TTR, Sk	Move thread timer/scalar
mov TOC, Sk	Move TOC to a scalar
mov Sk, BE (Sj)	Move scalar to the broadcast enable register
mov Sk, CIR	Move scalar to comm index register
mov Sk, ICR	Move scalar to interrupt control register
mov Sk, TCPU	Move scalar to the target CPU register
mov Sk, TID	Load scalar to thread ID
mov Sk, TTR	Move scalar to thread timer
mov Sk, TOC	Move scalar to TOC
mov Sk, VMU	Load VM<127..64> from Sk
mov Sk, VML	Load VM<63..0> from Sk

**Table 3 (continued)**  
Scalar register instructions

<b>Instruction</b>	<b>Description</b>
<code>mov Sj, Ak</code>	Move 32 bits of Sj into Ak
<code>mov.d Sj, Sk</code>	Move scalar register single float
<code>mov.l Sj, Sk</code>	Move scalar register longword
<code>mov.s Sj, Sk</code>	Move scalar register double float
<code>mov.w Sj, Sk</code>	Move scalar register word
<code>mul.b Sj, Sk</code>	Multiply scalar/scalar integer byte
<code>mul.d Sj, Sk</code>	Multiply scalar/scalar double float
<code>mul.h #N, Sk</code>	Multiply scalar/immediate integer halfword
<code>mul.h Sj, Sk</code>	Multiply scalar/scalar integer halfword
<code>mul.l Sj, Sk</code>	Multiply scalar/scalar integer longword
<code>mul.s #N, Sk</code>	Multiply scalar/immediate single float
<code>mul.s Sj, Sk</code>	Multiply scalar/scalar single float
<code>mul.w #N, Sk</code>	Multiply scalar/immediate integer word
<code>mul.w Sj, Sk</code>	Multiply scalar/scalar integer word
<code>neg.b Sj, Sk</code>	Negate scalar/scalar integer byte
<code>neg.d Sj, Sk</code>	Negate scalar/scalar double float
<code>neg.h Sj, Sk</code>	Negate scalar/scalar integer halfword
<code>neg.l Sj, Sk</code>	Negate scalar/scalar integer longword
<code>neg.s Sj, Sk</code>	Negate scalar/scalar single float
<code>neg.w Sj, Sk</code>	Negate scalar/scalar integer word
<code>not Sj, Sk</code>	Complement scalar/scalar
<code>or #N, Sk</code>	OR scalar/immediate
<code>or Sj, Sk</code>	OR scalar/scalar
<code>plc.t Sj, Sk</code>	Count the number of ones in Sj
<code>pop.l Sk</code>	Pop Sk <63..0> from the stack

**Table 3 (continued)**  
Scalar register instructions

<b>Instruction</b>	<b>Description</b>
<code>pop.w Sk</code>	Pop Sk <31..0> from the stack
<code>psh.l Sk</code>	Push Sk <63..0> onto the stack
<code>psh.w Sk</code>	Push Sk <31..0> onto the stack
<code>shf #N, Sk</code>	Shift scalar/immediate
<code>shf Sj, Sk</code>	Shift a scalar
<code>shf.w Sj, Sk</code>	Shift a scalar word
<code>shf.w #N, Sk</code>	Shift Scalar word/immediate
<code>st.b Sk, effa</code>	Store scalar byte
<code>st.d Sk, effa</code>	Store scalar double float
<code>st.h Sk, effa</code>	Store scalar halfword
<code>st.l Sk, effa</code>	Store scalar longword
<code>st.s Sk, effa</code>	Store scalar single float
<code>st.w Sk, effa</code>	Store scalar word
<code>ste.b Sk, effa</code>	Store an extended scalar byte
<code>ste.b.f Sk, effa</code>	Store extended scalar byte using not VM
<code>ste.b.t Sk, effa</code>	Store extended scalar byte using VM
<code>ste.d Sk, effa</code>	Store an extended scalar double float
<code>ste.d.f Sk, effa</code>	Store extended scalar double using not VM
<code>ste.d.t Sk, effa</code>	Store extended scalar double using VM
<code>ste.h Sk, effa</code>	Store an extended scalar halfword
<code>ste.h.f Sk, effa</code>	Store extended scalar halfword using not VM
<code>ste.h.t Sk, effa</code>	Store extended scalar halfword using VM
<code>ste.l Sk, effa</code>	Store an extended scalar longword
<code>ste.l.f Sk, effa</code>	Store extended scalar longword using not VM

**Table 3 (continued)**  
Scalar register instructions

<b>Instruction</b>	<b>Description</b>
<code>ste.l.t Sk, effa</code>	Store extended scalar longword using VM
<code>ste.s Sk, effa</code>	Store an extended scalar single float
<code>ste.s.f Sk, effa</code>	Store extended scalar single using not VM
<code>ste.s.t Sk, effa</code>	Store extended scalar single using VM
<code>ste.w Sk, effa</code>	Store an extended scalar word
<code>ste.w.f Sk, effa</code>	Store extended scalar word using not VM
<code>ste.w.t Sk, effa</code>	Store extended scalar word using VM
<code>sub.b Sj, Sk</code>	Subtract scalar/scalar integer byte
<code>sub.d Sj, Sk</code>	Subtract scalar/scalar double float
<code>sub.h #N, Sk</code>	Subtract scalar/immediate integer halfword
<code>sub.h Sj, Sk</code>	Subtract scalar/scalar integer halfword
<code>sub.l Sj, Sk</code>	Subtract scalar/scalar integer longword
<code>sub.s #N, Sk</code>	Subtract scalar/immediate single float
<code>sub.s Sj, Sk</code>	Subtract scalar/scalar single float
<code>sub.w #N, Sk</code>	Subtract scalar/immediate integer word
<code>sub.w Sj, Sk</code>	Subtract scalar/scalar integer word
<code>tzc Sj, Sk</code>	Count of trailing zeros in Sj
<code>xor #N, Sk</code>	Exclusive OR scalar/immediate
<code>xor Sj, Sk</code>	Exclusive OR scalar/scalar

---

## Vector instructions

This section defines the instructions that manipulate the vector (V) accumulators, scalar (S) accumulators, and the vector length (VL), vector stride (VS), and vector merge (VM) registers. A list of vector instructions is located at the end of the section.

The basic vector instruction set loads memory operands into an accumulator. Then, a register-to-register instruction performs the specified operation. There are some additional features applicable to the S and V registers that are not applicable to the A registers. These features are:

- Data representations manipulated
- Chaining
- Functional unit reservation
- Register unit reservation
- Register topology

The floating point data representations used by the vector/scalar instructions may be either the CONVEX native or the IEEE formats. IEEE-format floating point data representations and operations are initiated by setting PSW (IEEE), bit <13>, to 1. CONVEX native data representations and operations are initiated by clearing IEEE to 0. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 2, "Data representations and operations," for more information.

Many of the multiprocessing C Series instructions are vector operations. The major architectural difference to vector processing in the multiprocessing C Series implementation is the *operation-under-mask* capability. Operation-under-mask is explained in detail in the "Vector operation under mask" section of this chapter.

---

### Vector length specification

As discussed in the *CONVEX Architecture Reference Manual (C Series)*, Chapter 3, "General registers," a vector accumulator can hold up to 128 elements, where each element can be up to 64 bits of precision. The vector length (VL) register specifies the exact number of elements that are manipulated by vector instructions. VL applies to all vector accumulators.

---

### Note

When VL is zero, no vector operation is performed.

Care should be taken when loading the VL register. When an operation is initiated, VL is copied into the internal machine state. Length control is generated from this internal VL value.

The first element in a vector accumulator V is V[0]. If VL is less than 128, then elements V[0] through V[VL-1] are manipulated. All other elements are not used and are left unchanged.

---

## Chaining

*Chaining* is a vector processing mechanism that uses the output of one vector instruction as the input to another vector instruction. The actual chaining can occur any time the output is available. For example, the dot product operation requires a sum of a series of products. Chaining permits the sum to be initiated while the products are being produced. This form of concurrency results in significantly higher performance.

To facilitate chaining, vector register operations can specify up to three operands: two sources and one destination. This feature permits an output register to be different from either of the two possible input registers (3-operand addressing). The output register can then be used as an input for the second (chained) operation. The following is an example of chaining:

```
V3 == V2 + V1
V5 == V4 * V3
```

In the above example, the output of the addition operation that is stored into V3 can be immediately used as an input to the multiply operation. This is essentially equivalent to executing the single statement:

```
V5 == V4 * (V3 == V2 + V1)
```

Another example of chaining is:

```
V1 == Load effa
V3 == V2 + V1
V6 == V4 * V3
```

This executes as the following single expression

```
V6 == V4 * (V3 == V2 + V1 = Load effa)
```

which is essentially adding V2 to the contents of the effective address loaded into V1, and multiplying the results by V4.

The output of one functional unit may be chained into the input of a different functional unit. The output can be chained into stores, masks, reduction operations, and so on. Unless otherwise specified, there are no exceptions to this chaining criterion. In the preceding example, chaining exists across three functional units.

---

## Functional unit reservation

As previously explained, several instructions can be executed at the same time because more than one arithmetic or functional unit is provided. Multiple functional units (for example, add, multiply, and divide), rather than multiple units of the same type (that is, 2 or more adders) are provided to ensure this higher performance. However, when a vector instruction is decoded that requires a functional unit currently being used, a functional unit reservation occurs. This means that the second instruction *cannot* execute simultaneously with the first.

The following is an example of functional unit reservation:

$$\begin{aligned}V2 &= V1 + V0 \\V5 &= V4 + V3\end{aligned}$$

Both of these operations on the indicated vector registers require the add functional unit, and thus cannot function simultaneously.

The types of independent functional units that are present are implementation-dependent.

### C100 Series CPUs

The possible arithmetic units for the C100 Series processors are:

- Add and subtract
- Multiply and divide
- Logical
- Compress
- Shifting
- Population count
- Mask, merge, and compress
- Load from memory
- Store to memory

The C100 Series processors structure these arithmetic units into three separate and distinct functional units, grouped as follows:

- Add, subtract, logical, compare, shift, and population count
- Multiply and divide
- Load and store from memory, mask, merge, and compress

### **Multiprocessing C Series CPUs**

Generally, the possible arithmetic units for the C200 Series processors are:

- Add and subtract
- Multiply, divide, and square root
- Logical
- Compare
- Shift
- Type conversion
- Bit count (trailing zero count, leading zero count, population count)
- Edit (mask, merge, compress, and expand)
- Load and store from or to memory

The multiprocessing C Series processors structure these arithmetic units into three separate and distinct functional units, grouped as follows:

- Add, subtract, logical, compare, shift, bit count, type conversion
- Multiply, divide, square root, and edit
- Load and store from or to memory

---

## **Register unit reservation**

To permit simultaneous instruction execution with multiple functional units, multiple registers must be provided. This means that access must be provided for all data to be manipulated. If this access is *not* provided, register reservation occurs, and instruction execution is sequential.

In the chaining example

$$V1 = V1 + V0$$

$$V4 = V3 * V1$$

the two instructions are executed sequentially since there are three references to V1 across the two instructions. This sequential execution occurs even though different functional units are specified. If the two instructions were

$$V2 = V1 + V0$$

$$V5 = V4 * V3$$


then both instructions would execute simultaneously.

---

## Accumulator topology

The CONVEX C Series architecture has eight vector accumulators. The C Series processors implement these registers across four memory elements. However, the vector accumulator topology is implementation-specific and *not* part of the C Series architecture. Figure 5 shows the structure of the vector accumulators.

**Figure 5**  
Vector accumulator structure



Each of the four register pairs shown in Figure 5 represents a high-speed memory array contained within a CPU. There are four such arrays. Each has two vector accumulators with 64 bits in each element.

---

## Accumulator element manipulations

The following access rules govern manipulations of elements in the array.

### C100 Series CPUs

- Two independent accesses may occur during each cycle for each array on the C100 Series processors. These accesses may be any combination of read and write: read/read, read/write, write/read, and write/write.
- The C100 Series processors require only one read port for two simultaneous reads of the same vector.
- If the executing instruction stream specifies more accesses at any given time than are physically possible, performance will degrade, but correct results will be obtained.
- Reads and writes to the same array during the same operation are permitted. There are no unusual side effects. The array functions exactly as one would expect. For example, the operation  $V0 = V0 + V1$  adds  $V0$  to  $V1$  and stores the result in  $V0$ .

### Multiprocessing C Series CPUs

- Three independent accesses can occur during each cycle for each array.
- The multiprocessing C Series processors allow a maximum of two read and one write accesses.
- If more than three accesses are specified to the same array, the new operation will wait until the operation involving the other accesses is completed.
- Reads and writes to the same array during the same operation are permitted. There are no unusual side effects. For example, the operation  $V0 = V0 + V1$  adds  $V0$  to  $V1$  and stores the result in  $V0$ .

---

## Accumulator operating speeds

The following are examples of full- and partial-speed operations as they relate to this array accessing.

### C100 Series CPUs

The accumulator accessing scheme in the C100 Series processors has an impact on the level of chaining obtainable:

- The operation  $V2 = V1 + V0$  proceeds at full speed.
- The operation  $V2 = V2 + V0$  proceeds at full speed.
- The operation  $V2 = V2 + V6$  proceeds at half speed, since both  $V2$  and  $V6$  are in the same array.

### Multiprocessing C Series CPUs

The accumulator accessing scheme in multiprocessing C Series processors has an impact on the level of chaining obtainable. For example, the sequence of operations

$$\begin{aligned}V3 &= V2 + V6 \\V4 &= V6 * V1\end{aligned}$$

would not be chained since there are more than two read accesses to the  $V2/V6$  array.

The sequence

$$\begin{aligned}V2 &= V1 + V0 \\V6 &= V3 * V1\end{aligned}$$

would not be chained since there is more than one write access to the  $V2/V6$  array.

---

## Scalar functional units

From the compiler's or programmer's viewpoint, there are an infinite number of scalar functional units. For the arithmetic expression

$$Z = A + B + C + D + E + F$$

the fastest way of evaluating the expression is:

$$\text{Temp1} = A+B$$

$$\text{Temp2} = C+D$$

$$\text{Temp3} = E+F$$

$$\text{Temp1} = \text{Temp1} + \text{Temp2}$$

$$\text{Temp1} = \text{Temp1} + \text{Temp3}$$

The preceding method is faster than:

$$\text{Temp} = A + B$$

$$\text{Temp} = \text{Temp} + C$$

$$\text{Temp} = \text{Temp} + D$$

$$\text{Temp} = \text{Temp} + E$$

$$\text{Temp} = \text{Temp} + F$$

This technique is referred to as *tree height reduction*.

---

## Vector loads and stores

The load and store with index instructions allow the use of a vector register to specify those indices of another vector which will be affected. These operations are commonly referred to as gather and scatter. None of the flags in the PSW are affected.

When a vector index is not specified, the first element is referenced by the effective address produced by evaluating the @, L, A, and address/displacement fields. The address of the next element accessed is obtained by adding the signed value in the vector stride register (VS). This signed value is the distance in bytes. The address of every successive element is obtained by adding VS to the address of the previous element.

All of the instructions in this group may be performed under mask (multiprocessing C Series CPUs only).

---

## Vector reduction and recursion

Reduction operations reduce a vector to a scalar. There are two inputs to a reduction operator: a scalar register and a vector register. A scalar input is provided so that reduction operations can be performed for vectors greater than 128 elements.

Mathematically, reduction operations are the sum reduction (`sum`) and multiply or product reduction (`prod`). Additional reduction operations are provided to implement the FORTRAN `max` and `min` intrinsics, as well as reduction using logical operators (for example, `and (all(.t|.f) vk)`, `or (any(.t|.f) vk)`, and `xor (parity(.t|.f) vk)`).

These latter reduction operations are used for a certain class of pattern recognition algorithms. For these operations, the scalar register `Sk` must be initialized to the identity operand of the particular operation, as listed in Table 4.

**Table 4**  
Identity operands for vector reduction operations

Reduction operation	Identity operand
<code>add</code>	$0^1$
<code>multiply</code>	$1^1$
<code>and</code>	all 1s
<code>or</code>	all 0s
<code>xor</code>	all 0s
<code>max</code>	smallest representable number
<code>min</code>	largest representable number

<sup>1</sup> These identity operands apply to both integer and floating point operands.

Other operations are provided to manipulate the vector mask register (`VM`). These take the form of reductions on `VM` to determine the number of binary ones or zeros.

---

### Note

---

The order in which the vector elements are reduced is implementation specific.

All these instructions may be performed under mask (multiprocessing C Series CPUs), that is, under the control of the VM register.

The exception condition (overflow or underflow) will always be signaled in the PSW.

- The sign of an IEEE zero result is not guaranteed to be “correct”. Either positive or negative zero may be returned.
- In addition, overflows in intermediate calculations which generate reserved operand results may cause additional error bits in the PSW to be set (ROP in particular).
- If the reserved operand bit in the PSW becomes set during a vector reduction, the result of the instruction is *unpredictable*.

---

## Vector comparison and edit instructions

The instructions in this section perform comparisons between vectors and scalars, and perform manipulations using the vector merge (VM) register. The general methodology is for a comparison to produce a bit vector, where a 1 indicates that the comparison is true and a 0 indicates that the comparison is false. This method is functionally similar to comparisons with address and scalar registers. However, the results of a vector compare (and consequently the contents of the VM register) are used quite differently from manipulations on the A and S registers.

In most processors, many common operations performed on vectors (for example, *compress*, *mask*, and *merge*) require the use of branch instructions. A full set of primitives that implement *compress*, *mask*, *merge*, and *expand* operations on vector accumulators are provided to eliminate the use of branch instructions when manipulating vectors. These primitives permit vector operations to be implemented with a sequence of chained vector instructions (for example, vector clip, where every element greater than 5 is replaced with 5). Other typical operations using these instruction set primitives include operations on sparse vectors using a *compress* operation, the number and location of zero crossings, and the number of successful comparisons and sorts.

---

### Vector compares

Floating point arithmetic is performed in both CONVEX native and IEEE formats. IEEE floating point operations are initiated by setting PSW (IEEE), bit<13>. Otherwise, operations are performed in native mode.

The only flag affected is PSW (RO). If RO is set, the entire contents of the VM register are *unpredictable*.

Three forms of compare operations are provided:

$\leq$  ,  $<$  , and  $=$

If the required relation is not one of the three provided, then the complement of the relation is used, along with the complement of the VM register.

The following identity defines a complementary relation

$$\overline{\{ (V \text{ relation } S) \}} = \{ V (\text{relation}) S \}$$

which describes the following complements:

$\leq$        $>$

$<$        $\geq$

$=$        $\neq$

On multiprocessing C Series CPUs, all vector comparisons may be performed under mask, that is including or ignoring elements of the vector based on the state of the corresponding VM bit. Vector operation under mask is discussed in the next section.

---

## NOTE

---

Comparisons under mask use the VM register to control the masking operation *before* the comparison operation occurs.

---

### Vector operation under mask

On multiprocessing C Series CPUs, most of the vector/scalar instructions have the capability of operating under mask. A vector merge (VM) register bit is associated with each vector register element. When an operation is performed under mask, each element is either included or excluded from the operation based on the state of its corresponding VM bit. A masked operand cannot cause an exception (for example, a reserved operand) or affect the processor status word (PSW) in any way.

In this mode, the bit of the VM (vector merge or vector mask) register corresponding to each vector element is examined to either enable or disable that vector element from the operation. The least significant bit of VM corresponds to vector element 0, up to the most significant bit which corresponds to vector element 127.

The operate-under-mask instructions use the extended op code format described earlier in this chapter. These instructions are created such that a prefix of 7EF0 hexadecimal indicates the following op code operates under false mask. A prefix of 7EF8 indicates the op code operates under true mask.

There are two forms of operate-under-mask:

- **True**—Elements with VM bit = 1 are included.  
Instructions of this type have a `.t` suffix
- **False**—Elements with VM bit = 0 are included.  
Instructions of this type have a `.f` suffix

For example, `add.w v0, v1, v2` adds all elements (restricted by vector length) of V0 and V1, placing the results in V2. The `add.w.t v0, v1, v2` version adds only those elements with corresponding VM bits that are 1. Elements of V2 corresponding to VM bits that are 0 remain unmodified. The opposite polarity of VM bits is used for `.f`, that is `add.w.f v0, v1, v2` operates only on those vector elements with corresponding VM bits that are 0.

The following are examples of operations under mask, assuming these values before instruction execution:

```
V0 [0..5] = 0 1 2 3 4 5      VL = 6
V1 [0..5] = 6 7 8 9 2 3      VM<5..0> = 1 0 0 1 1 0
V2 [0..5] = 5 5 5 5 5 5
```

Performing an `add.w.t v0, v1, v2` produces the following:

```
V2 [0..5] = 5 8 10 5 5 8
```

In this example, performing an `add.w.f v0, v1, v2` produces the following:

```
V2 [0..5] = 6 5 5 12 6 5
```

The following code sequence is an example of using operations under mask:

```
for (i = 1; i <= 100; i++) {
    if (a[i] == b[i]) {
        c[i] = d[i];
    }
}
```

Ignoring the length and stride setup, the preceding code sequence can be vectorized with the following sequence:

```
ld.w  a, v0 ;v0 = a
ld.w  b, v1 ;v1 = b
eq.w  v0, v2 ;sets VM bits = 1 where a equals b
ld.w.t d, v2 ;load from d only where a equals b
st.w.t v2, c ;store to c only where a equals b
```

---

## Vector merge, mask, compress, and expand

Both `mask` and `merge` instructions take two input operands and produce a third operand as the result. These operands are referred to as  $V_i$ ,  $R_j$ , and  $V_k$ , where  $V_k$  is the output.  $R_j$  may be either a vector or a scalar register.

The `merge` and `mask` instructions differ only in the way in which the indices are used to create the result vector. For the `merge` instruction, the indices of  $V_i$  and  $R_j$  are only incremented if that particular register is selected by `VM`. For the `mask` instruction, element  $n$  of  $V_k$  is either element  $n$  of  $V_i$  or element  $n$  of  $R_j$ .

---

### Note

---

The `mask` instruction in this section should not be confused with operations-under-mask described earlier.

The `compress` instruction uses the `VM` register to extract elements selectively from one vector register and place them in another vector register. Either zeros or ones of `VM` may be used by specifying the `.f` (false) or `.t` (true) version of the instruction, respectively. Only those elements with corresponding `VM` bit set (clear for `.f`) are moved from the source vector to the destination vector. This creates a destination vector with a number of elements equal to the number of bits set (or cleared) in `VM`.

The `expand` instruction uses the `VM` register (multiprocessing C Series CPUs) to extract elements from one vector register and place them selectively in another. Either zeros or ones of `VM` may be used by specifying the `.f` or `.t` (false or true) version of the instruction, respectively. Elements from the source vector are moved to the destination vector. Only those elements with corresponding `VM` bit set (clear for `.f`) are loaded in the destination vector. Other elements in the destination vector, corresponding to `VM` bits clear (set for `.f`), are skipped. This creates a destination vector with `VL` elements including a number of elements of the source vector equal to the number of bits set (or clear) in the `VM` vector.

These instructions are most easily described by some examples. First, a simple rule is presented. Each instruction has either a single true version, or both a `.t` (true) and a `.f` (false) version. This facility allows the user to utilize either the ones of `VM` (`.t`) or the zeros (`.f`). Thus, in the `.t` case, when the appropriate bit of `VM` is a 1, the  $R_j$  operand is selected.

The combinations of VM, .t, and .f are shown in Table 5.

**Table 5**  
VM/operand combinations

Operand	VM	
	0	1
.t	Vi	Rj
.f	Rj	Vi

For the following examples, assume:

V0 [0..5] = 1 2 3 4 5 6      VL = 6  
V1 [0..5] = a b c d e f      S1 = 8  
V5 [0..5] = 7 7 7 7 7 7      VM<5..0> = 1 0 0 1 1 0

Performing a compress on V0 produces the following:

cprs.t V0, V5 = 2 3 6 7 7 7  
cprs.f V0, V5 = 1 4 5 7 7 7

Performing an expand on V0 produces the following:

xpnd.t V0, V5 = 7 1 2 7 7 3  
xpnd.f V0, V5 = 1 7 7 2 3 7

Performing a mask of V0 and V1 produces the following:

mask.t V0, V1, V5 = 1 b c 4 5 f  
mask.t V1, V0, V5 = a 2 3 d e 6

Performing a mask of V0 and S1 produces the following:

mask.t V0, S1, V5 = 1 8 8 4 5 8

For the following examples, assume:

VL = 12  
VM<11..0> = 1 1 1 0 0 0 1 0 0 1 1 0

Performing a merge of V0 and V1 produces the following:

merg.t V0, V1, V5 = 1 a b 2 3 c 4 5 6 d e f

Performing a merge of V0 and S1 produces the following:

merg.t V0, S1, V5 = 1 8 8 2 3 8 4 5 6 8 8 8  
merg.f V0, S1, V5 = 8 1 2 8 8 3 8 8 8 4 5 6

Table 6 lists the vector/scalar register instructions.  
Table 7 lists the vector register instructions.

**Table 6**  
Vector/scalar register  
instructions

<b>Instruction</b>	<b>Description</b>
add.b Vi, Sj, Vk	Add vector/scalar integer byte
add.b.f Vi, Sj, Vk	Add vector/scalar byte using VM
add.b.t Vi, Sj, Vk	Add vector/scalar byte using VM
add.d Vi, Sj, Vk	Add vector/scalar double float
add.d.f Vi, Sj, Vk	Add vector/scalar double using not VM
add.d.t Vi, Sj, Vk	Add vector/scalar double using VM
add.h Vi Sj, Vk	Add vector/scalar integer halfword
add.h.f Vi Sj, Vk	Add vector/scalar halfword using not VM
add.h.t Vi Sj, Vk	Add vector/scalar halfword using VM
add.l Vi, Sj, Vk	Add vector/scalar integer longword
add.l.f Vi, Sj, Vk	Add vector/scalar longword using not VM
add.l.t Vi, Sj, Vk	Add vector/scalar longword using VM
add.s Vi, Sj, Vk	Add vector/scalar single float
add.s.f Vi, Sj, Vk	Add vector/scalar single using not VM
add.s.t Vi, Sj, Vk	Add vector/scalar single using VM
add.w Vi, Sj, Vk	Add vector/scalar integer word
add.w.f Vi, Sj, Vk	Add vector/scalar word using not VM
add.w.t Vi, Sj, Vk	Add vector/scalar word using VM
all Sk	AND reduce a vector
all Vk	AND reduce a vector
all.f Sk	AND reduce a vector using not VM
all.f Vk	AND reduce a vector using not VM
all.t Sk	AND reduce a vector using VM
all.t Vk	AND reduce a vector using VM

**Table 6 (continued)**  
 Vector/scalar register  
 instructions

<b>Instruction</b>	<b>Description</b>
and $V_i, S_j, V_k$	AND vector/scalar
and.f $V_i, S_j, V_k$	AND vector/scalar using not VM
and.t $V_i, S_j, V_k$	AND vector/scalar using VM
any $S_k$	OR reduce a vector
any $V_k$	OR reduce a vector
any.f $S_k$	OR reduce a vector using not VM
any.f $V_k$	OR reduce a vector using not VM
any.t $S_k$	OR reduce a vector using VM
any.t $V_k$	OR reduce a vector using VM
div.b $V_i, S_j, V_k$	Divide vector/scalar integer byte
div.b.f $V_i, S_j, V_k$	Divide vector/scalar byte using not VM
div.b.t $V_i, S_j, V_k$	Divide vector/scalar byte using VM
div.d $S_i, V_j, V_k$	Divide scalar/vector double float
div.d $V_i, S_j, V_k$	Divide vector/scalar double float
div.d.f $S_i, V_j, V_k$	Divide scalar/vector double using not VM
div.d.f $V_i, S_j, V_k$	Divide vector/scalar double using not VM
div.d.t $V_i, S_j, V_k$	Divide vector/scalar double using VM
div.d.t $S_i, V_j, V_k$	Divide scalar/vector double using VM
div.h $V_i, S_j, V_k$	Divide vector/scalar integer halfword
div.h.f $V_i, S_j, V_k$	Divide vector/scalar halfword using not VM
div.h.t $V_i, S_j, V_k$	Divide vector/scalar halfword using VM
div.l $V_i, S_j, V_k$	Divide vector/scalar integer longword
div.l.f $V_i, S_j, V_k$	Divide vector/scalar longword using not VM

**Table 6 (continued)**  
Vector/scalar register  
instructions

<b>Instruction</b>	<b>Description</b>
div.l.t Vi, Sj, Vk	Divide vector/scalar longword using VM
div.s Si, Vj, Vk	Divide scalar/vector single float
div.s Vi, Sj, Vk	Divide vector/scalar single float
div.s.f Si, Vj, Vk	Divide scalar/vector single using not VM
div.s.f Vi, Sj, Vk	Divide vector/scalar single using not VM
div.s.t Si, Vj, Vk	Divide scalar/vector single using VM
div.s.t Vi, Sj, Vk	Divide vector/scalar single using VM
div.w Vi, Sj, Vk	Divide vector/scalar integer word
div.w.f Vi, Sj, Vk	Divide vector/scalar word using not VM
div.w.t Vi, Sj, Vk	Divide vector/scalar word using VM
eq.b Sj, Vk	Compare equal byte
eq.b.f Sj, Vk	Compare equal byte using not VM
eq.b.t Sj, Vk	Compare equal byte using VM
eq.d Sj, Vk	Compare equal double-precision
eq.d.f Sj, Vk	Compare equal double using not VM
eq.d.t Sj, Vk	Compare equal double using VM
eq.h Sj, Vk	Compare equal halfword
eq.h.f Sj, Vk	Compare equal halfword using not VM
eq.h.t Sj, Vk	Compare equal halfword using VM
eq.l Sj, Vk	Compare equal longword
eq.l.f Sj, Vk	Compare equal long using not VM
eq.l.t Sj, Vk	Compare equal long using VM
eq.s Sj, Vk	Compare equal single
eq.s.f Sj, Vk	Compare equal single using not VM
eq.s.t Sj, Vk	Compare equal single using VM

**Table 6 (continued)**  
**Vector/scalar register**  
**instructions**

<b>Instruction</b>	<b>Description</b>
eq.w Sj, Vk	Compare equal word
eq.w.f Sj, Vk	Compare equal word using not VM
eq.w.t Sj, Vk	Compare equal word using VM
le.b Sj, Vk	Compare less than or equal byte
le.b.f Sj, Vk	Compare less than or equal byte using not VM
le.b.t Sj, Vk	Compare less than or equal byte using VM
le.d Sj, Vk	Compare less than or equal double float
le.d.f Sj, Vk	Compare less than or equal double using not VM
le.d.t Sj, Vk	Compare less than or equal double using VM
le.h Sj, Vk	Compare less than or equal halfword
le.h.f Sj, Vk	Compare less than or equal half using not VM
le.h.t Sj, Vk	Compare less than or equal half using VM
le.l Sj, Vk	Compare less than or equal longword
le.l.f Sj, Vk	Compare less than or equal long using not VM
le.l.t Sj, Vk	Compare less than or equal long using VM
le.s Sj, Vk	Compare less than or equal single
le.s.f Sj, Vk	Compare less than or equal single using not VM
le.s.t Sj, Vk	Compare less than or equal single using VM
le.w Sj, Vk	Compare less than or equal word
le.w.f Sj, Vk	Compare less than or equal word using not VM

Table 6 (continued)  
Vector/scalar register  
instructions

Instruction	Description
<code>le.w.t Sj, Vk</code>	Compare less than or equal word using VM
<code>lt.b Sj, Vk</code>	Compare less than byte
<code>lt.b.f Sj, Vk</code>	Compare less than byte using not VM
<code>lt.b.t Sj, Vk</code>	Compare less than byte using VM
<code>lt.d Sj, Vk</code>	Compare less than double float
<code>lt.d.f Sj, Vk</code>	Compare less than double using not VM
<code>lt.d.t Sj, Vk</code>	Compare less than double using VM
<code>lt.h Sj, Vk</code>	Compare less than halfword
<code>lt.h.f Sj, Vk</code>	Compare less than halfword using not VM
<code>lt.h.t Sj, Vk</code>	Compare less than halfword using VM
<code>lt.l Sj, Vk</code>	Compare less than longword
<code>lt.l.f Sj, Vk</code>	Compare less than long using not VM
<code>lt.l.t Sj, Vk</code>	Compare less than long using VM
<code>lt.s Sj, Vk</code>	Compare less than single
<code>lt.s.f Sj, Vk</code>	Compare less than single using not VM
<code>lt.s.t Sj, Vk</code>	Compare less than single using VM
<code>lt.w Sj, Vk</code>	Compare less than word
<code>lt.w.f Sj, Vk</code>	Compare less than word using not VM
<code>lt.w.t Sj, Vk</code>	Compare less than word using VM
<code>mask.f Vi, Sj, Vk</code>	Mask vector/scalar using not VM
<code>mask.t Vi, Sj, Vk</code>	Mask vector/scalar using VM
<code>max.b Vk</code>	Max of a vector of bytes
<code>max.b.f Vk</code>	Max of vector of bytes using not VM
<code>max.b.t Vk</code>	Max of vector of bytes using VM
<code>max.d Vk</code>	Max of a vector of double float

**Table 6 (continued)**  
**Vector/scalar register**  
**instructions**

<b>Instruction</b>	<b>Description</b>
max.d.f V <sub>k</sub>	Max of vector of doubles using not VM
max.d.t V <sub>k</sub>	Max of vector of doubles using VM
max.h V <sub>k</sub>	Max of a vector of halfwords
max.h.f V <sub>k</sub>	Max of vector of halfwords using not VM
max.h.t V <sub>k</sub>	Max of vector of halfwords using VM
max.l V <sub>k</sub>	Max of a vector of longwords
max.l.f V <sub>k</sub>	Max of vector of longwords using not VM
max.l.t V <sub>k</sub>	Max of vector of longwords using VM
max.s V <sub>k</sub>	Max of a vector of single float
max.s.f V <sub>k</sub>	Max of vector of singles using not VM
max.s.t V <sub>k</sub>	Max of vector of singles using VM
max.w V <sub>k</sub>	Max of a vector of words
max.w.f V <sub>k</sub>	Max of vector of words using not VM
max.w.t V <sub>k</sub>	Max of vector of words using VM
merg.f V <sub>i</sub> , S <sub>j</sub> , V <sub>k</sub>	Merge vector/scalar using not VM
merg.t V <sub>i</sub> , S <sub>j</sub> , V <sub>k</sub>	Merge vector/scalar using VM
min.b V <sub>k</sub>	Min of a vector of bytes
min.b.f V <sub>k</sub>	Min of vector of bytes using not VM
min.b.t V <sub>k</sub>	Min of vector of bytes using VM
min.d V <sub>k</sub>	Min of a vector of double float
min.d.f V <sub>k</sub>	Min of vector of doubles using not VM
min.d.t V <sub>k</sub>	Min of vector of doubles using VM
min.h V <sub>k</sub>	Min of a vector of halfwords
min.h.f V <sub>k</sub>	Min of vector of halfwords using not VM
min.h.t V <sub>k</sub>	Min of vector of halfwords using VM

**Table 6 (continued)**  
Vector/scalar register  
instructions

<b>Instruction</b>	<b>Description</b>
min.l Vk	Min of a vector of longwords
min.l.f Vk	Min of vector of longwords using not VM
min.l.t Vk	Min of vector of longwords using VM
min.s Vk	Min of a vector of single float
min.s.f Vk	Min of vector of singles using not VM
min.s.t Vk	Min of vector of singles using VM
min.w Vk	Min of a vector of words
min.w.f Vk	Min of vector of words using not VM
min.w.t Vk	Min of vector of words using VM
mov VMU, Sk	Load Sk from VM<127..64>
mov VML, Sk	Load Sk from VM<63..0>
mov Sj, Sk, VM	Load VM(Sj) from Sk
mov Sj, VM, Sk	Load Sk from VM(Sj)
mov Vi, Sj, Sk	Move a vector element to a scalar
mov Si, Sj, Vk	Move a scalar to a vector element
mov.w Sk, VS	Move Sk to VS
mov.w VS, Sk	Move VS to Sk
mov.w VL, Sk	Move VL to Sk
mov.w Sk, VL	Move Sk to VL
mul.b Vi, Sj, Vk	Multiply vector/scalar integer byte
mul.b.f Vi, Sj, Vk	Multiply vector/scalar byte using not VM
mul.b.t Vi, Sj, Vk	Multiply vector/scalar byte using VM
mul.d Vi, Sj, Vk	Multiply vector/scalar double float
mul.d.f Vi, Sj, Vk	Multiply vector/scalar double using not VM
mul.d.t Vi, Sj, Vk	Multiply vector/scalar double using VM

**Table 6 (continued)**  
Vector/scalar register  
instructions

<b>Instruction</b>	<b>Description</b>
<code>mul.h Vi, Sj, Vk</code>	Multiply vector/scalar integer halfword
<code>mul.h.f Vi, Sj, Vk</code>	Multiply vector/scalar halfword using not VM
<code>mul.h.t Vi, Sj, Vk</code>	Multiply vector/scalar halfword using VM
<code>mul.l Vi, Sj, Vk</code>	Multiply vector/scalar integer longword
<code>mul.l.f Vi, Sj, Vk</code>	Multiply vector/scalar longword using not VM
<code>mul.l.t Vi, Sj, Vk</code>	Multiply vector/scalar longword using VM
<code>mul.s Vi, Sj, Vk</code>	Multiply vector/scalar single float
<code>mul.s.f Vi, Sj, Vk</code>	Multiply vector/scalar single using not VM
<code>mul.s.t Vi, Sj, Vk</code>	Multiply vector/scalar single using VM
<code>mul.w Vi, Sj, Vk</code>	Multiply vector/scalar integer word
<code>mul.w.f Vi, Sj, Vk</code>	Multiply vector/scalar word using not VM
<code>mul.w.t Vi, Sj, Vk</code>	Multiply vector/scalar word using VM
<code>or Vi, Sj, Vk</code>	OR vector/scalar
<code>or.f Vi, Sj, Vk</code>	OR vector/scalar using not VM
<code>or.t Vi, Sj, Vk</code>	OR vector/scalar using VM
<code>parity Vk</code>	Exclusive OR reduce a vector
<code>parity.f Vk</code>	Exclusive OR reduce vector using not VM
<code>parity.t Vk</code>	Exclusive OR reduce vector using VM
<code>plc.f VM, Sk</code>	Load the number of zeros in VM into Sk
<code>plc.t VM, Sk</code>	Load the number of ones in VM into Sk

**Table 6 (continued)**  
**Vector/scalar register**  
**instructions**

<b>Instruction</b>	<b>Description</b>
prod.b V <sub>k</sub>	Multiply reduce a vector of bytes
prod.b.f V <sub>k</sub>	Multiply reduce byte vector using not VM
prod.b.t V <sub>k</sub>	Multiply reduce byte vector using VM
prod.d V <sub>k</sub>	Multiply reduce a vector of double float
prod.d.f V <sub>k</sub>	Multiply reduce double vector using not VM
prod.d.t V <sub>k</sub>	Multiply reduce double vector using VM
prod.h V <sub>k</sub>	Multiply reduce a vector of halfwords
prod.h.f V <sub>k</sub>	Multiply reduce halfword vector using not VM
prod.h.t V <sub>k</sub>	Multiply reduce halfword vector using VM
prod.l V <sub>k</sub>	Multiply reduce a vector of longwords
prod.l.f V <sub>k</sub>	Multiply reduce longword vector using not VM
prod.l.t V <sub>k</sub>	Multiply reduce longword vector using VM
prod.s V <sub>k</sub>	Multiply reduce a vector of single float
prod.s.f V <sub>k</sub>	Multiply reduce single vector using not VM
prod.s.t V <sub>k</sub>	Multiply reduce single vector using VM
prod.w V <sub>k</sub>	Multiply reduce a vector of words
prod.w.f V <sub>k</sub>	Multiply reduce word vector using not VM
prod.w.t V <sub>k</sub>	Multiply reduce word vector using VM
shf S <sub>j</sub> , V <sub>k</sub>	Shift a vector accumulator

**Table 6 (continued)**  
Vector/scalar register  
instructions

<b>Instruction</b>	<b>Description</b>
shf Vi, Sj, Vk	Shift a vector accumulator
shf.f Sj, Vk	Shift vector/scalar using not VM
shf.f Vi, Sj, Vk	Shift vector/scalar using not VM
shf.t Sj, Vk	Shift vector/scalar using VM
shf.t Vi, Sj, Vk	Shift vector/scalar using VM
stvi.b Sk, Vj	Scalar index store vector byte
stvi.b.f Sk, Vj	Scalar index store vector byte using not VM
stvi.b.t Sk, Vj	Scalar index store vector byte using VM
stvi.d Sk, Vj	Scalar index store vector double float
stvi.d.f Sk, Vj	Scalar index store vector double using not VM
stvi.d.t Sk, Vj	Scalar index store vector double using VM
stvi.h Sk, Vj	Scalar index store vector halfword
stvi.h.f Sk, Vj	Scalar index store vector half using not VM
stvi.h.t Sk, Vj	Scalar index store vector half using VM
stvi.l Sk, Vj	Scalar index store vector longword
stvi.l.f Sk, Vj	Scalar index store vector long using not VM
stvi.l.t Sk, Vj	Scalar index store vector long using VM
stvi.s Sk, Vj	Scalar index store vector single float
stvi.s.f Sk, Vj	Scalar index store vector single using not VM
stvi.s.t Sk, Vj	Scalar index store vector single using VM
stvi.w Sk, Vj	Scalar index store vector word

**Table 6 (continued)**  
**Vector/scalar register**  
**instructions**

<b>Instruction</b>	<b>Description</b>
stvi.w.f Sk, Vj	Scalar index store vector word using not VM
stvi.w.t Sk, Vj	Scalar index store vector word using VM
sub.b Vi, Sj, Vk	Subtract vector/scalar integer byte
sub.b.f Vi, Sj, Vk	Subtract vector/scalar byte using not VM
sub.b.t Vi, Sj, Vk	Subtract vector/scalar byte using VM
sub.d Si, Vj, Vk	Subtract scalar/vector double float
sub.d Vi, Sj, Vk	Subtract vector/scalar double float
sub.d.f Si, Vj, Vk	Subtract scalar/vector double using not VM
sub.d.f Vi, Sj, Vk	Subtract vector/scalar double using not VM
sub.d.t Si, Vj, Vk	Subtract scalar/vector double using VM
sub.d.t Vi, Sj, Vk	Subtract vector/scalar double using VM
sub.h Vi, Sj, Vk	Subtract vector/scalar integer halfword
sub.h.f Vi, Sj, Vk	Subtract vector/scalar halfword using not VM
sub.h.t Vi, Sj, Vk	Subtract vector/scalar halfword using VM
sub.l Vi, Sj, Vk	Subtract vector/scalar integer longword
sub.l.f Vi, Sj, Vk	Subtract vector/scalar longword using not VM
sub.l.t Vi, Sj, Vk	Subtract vector/scalar longword using VM
sub.s Si, Vj, Vk	Subtract scalar/vector single float
sub.s Vi, Sj, Vk	Subtract vector/scalar single float
sub.s.f Si, Vj, Vk	Subtract scalar/vector single using not VM

**Table 6 (continued)**  
 Vector/scalar register  
 instructions

<b>Instruction</b>	<b>Description</b>
sub.s.f Vi, Sj, Vk	Subtract vector/scalar single using not VM
sub.s.t Si, Vj, Vk	Subtract scalar/vector single using VM
sub.s.t Vi, Sj, Vk	Subtract vector/scalar single using VM
sub.w Vi, Sj, Vk	Subtract vector/scalar integer word
sub.w.f Vi, Sj, Vk	Subtract vector/scalar word using not VM
sub.w.t Vi, Sj, Vk	Subtract vector/scalar word using VM
sum.b Vk	Sum a vector of bytes
sum.b.f Vk	Sum a vector of bytes using not VM
sum.b.t Vk	Sum a vector of bytes using VM
sum.d Vk	Sum a vector of double float
sum.d.f Vk	Sum a vector of double using not VM
sum.d.t Vk	Sum a vector of double using VM
sum.h Vk	Sum a vector of halfwords
sum.h.f Vk	Sum a vector of halfwords using not VM
sum.h.t Vk	Sum a vector of halfwords using VM
sum.l Vk	Sum a vector of longwords
sum.l.f Vk	Sum a vector of longwords using not VM
sum.l.t Vk	Sum a vector of longwords using VM
sum.s Vk	Sum a vector of single float
sum.s.f Vk	Sum a vector of single using not VM
sum.s.t Vk	Sum a vector of single using VM
sum.w Vk	Sum a vector of words
sum.w.f Vk	Sum a vector of words using not VM
sum.w.t Vk	Sum a vector of words using VM

**Table 6 (continued)**  
Vector/scalar register  
instructions

<b>Instruction</b>	<b>Description</b>
<code>xor Vi, Sj, Vk</code>	Exclusive OR vector/scalar
<code>xor.f Vi, Sj, Vk</code>	Exclusive OR vector/scalar using not VM
<code>xor.t Vi, Sj, Vk</code>	Exclusive OR vector/scalar using VM

**Table 7**  
Vector register instructions

<b>Instruction</b>	<b>Description</b>
add.b Vi, Vj, Vk	Add vector/vector integer byte
add.b.f Vi, Vj, Vk	Add vector/vector byte using not VM
add.b.t Vi, Vj, Vk	Add vector/vector byte using VM
add.d Vi, Vj, Vk	Add vector/vector double float
add.d.f Vi, Vj, Vk	Add vector/vector double using not VM
add.d.t Vi, Vj, Vk	Add vector/vector double using VM
add.h Vi, Vj, Vk	Add vector/vector integer halfword
add.h.f Vi, Vj, Vk	Add vector/vector halfword using not VM
add.h.t Vi, Vj, Vk	Add vector/vector halfword using VM
add.l Vi, Vj, Vk	Add vector/vector integer longword
add.l.f Vi, Vj, Vk	Add vector/vector longword using not VM
add.l.t Vi, Vj, Vk	Add vector/vector longword using VM
add.s Vi, Vj, Vk	Add vector/vector single float
add.s.f Vi, Vj, Vk	Add vector/vector single using not VM
add.s.t Vi, Vj, Vk	Add vector/vector single using VM
add.w Vi, Vj, Vk	Add vector/vector integer word
add.w.f Vi, Vj, Vk	Add vector/vector word using not VM
add.w.t Vi, Vj, Vk	Add vector/vector word using VM
and Vi, Vj, Vk	AND two vectors
and.f Vi, Vj, Vk	AND two vectors using not VM
and.t Vi, Vj, Vk	AND two vectors using VM
cprs.f Vj, Vk	Compress a vector using not VM
cprs.t Vj, Vk	Compress a vector using VM
cvtb.w Vj, Vk	Convert byte to word

**Table 7 (continued)**  
**Vector register instructions**

<b>Instruction</b>	<b>Description</b>
cvtb.w.f Vj, Vk	Convert byte to word using not VM
cvtb.w.t Vj, Vk	Convert byte to word using VM
cvtl.d Vj, Vk	Convert double float to longword
cvtl.d.f Vj, Vk	Convert double to longword using not VM
cvtl.d.t Vj, Vk	Convert double to longword using VM
cvtl.s Vj, Vk	Convert double float to single float
cvtl.s.f Vj, Vk	Convert double to single using not VM
cvtl.s.t Vj, Vk	Convert double to single using VM
cvtl.w Vj, Vk	Convert double to word
cvtl.w.f Vj, Vk	Convert double to word using not VM
cvtl.w.t Vj, Vk	Convert double to word using VM
cvth.w Vj, Vk	Convert halfword to word
cvth.w.f Vj, Vk	Convert halfword to word using not VM
cvth.w.t Vj, Vk	Convert halfword to word using VM
cvtl.d Vj, Vk	Convert longword to double float
cvtl.d.f Vj, Vk	Convert longword to double using not VM
cvtl.d.t Vj, Vk	Convert longword to double using VM
cvtl.s Vj, Vk	Convert longword to single float
cvtl.s.f Vj, Vk	Convert longword to single using not VM
cvtl.s.t Vj, Vk	Convert longword to single using VM
cvtl.w Vj, Vk	Convert longword to word
cvtl.w.f Vj, Vk	Convert longword to word using not VM
cvtl.w.t Vj, Vk	Convert longword to word using VM

**Table 7 (continued)**  
Vector register instructions

<b>Instruction</b>	<b>Description</b>
<code>cvts.d Vj, Vk</code>	Convert single float to double float
<code>cvts.d.f Vj, Vk</code>	Convert single to double using not VM
<code>cvts.d.t Vj, Vk</code>	Convert single to double using VM
<code>cvts.l Vj, Vk</code>	Convert single float to longword
<code>cvts.l.f Vj, Vk</code>	Convert single to longword using not VM
<code>cvts.l.t Vj, Vk</code>	Convert single to longword using VM
<code>cvts.w Vj, Vk</code>	Convert single float to word
<code>cvts.w.f Vj, Vk</code>	Convert single to word using not VM
<code>cvts.w.t Vj, Vk</code>	Convert single to word using VM
<code>cvtw.b Vj, Vk</code>	Convert word to byte
<code>cvtw.b.f Vj, Vk</code>	Convert word to byte using not VM
<code>cvtw.b.t Vj, Vk</code>	Convert word to byte using VM
<code>cvtw.d Vj, Vk</code>	Convert word to double
<code>cvtw.d.f Vj, Vk</code>	Convert word to double using not VM
<code>cvtw.d.t Vj, Vk</code>	Convert word to double using VM
<code>cvtw.h Vj, Vk</code>	Convert word to halfword
<code>cvtw.h.f Vj, Vk</code>	Convert word to halfword using not VM
<code>cvtw.h.t Vj, Vk</code>	Convert word to halfword using VM
<code>cvtw.l Vj, Vk</code>	Convert word to longword
<code>cvtw.l.f Vj, Vk</code>	Convert word to longword using not VM
<code>cvtw.l.t Vj, Vk</code>	Convert word to longword using VM
<code>cvtw.s Vj, Vk</code>	Convert word to single float
<code>cvtw.s.f Vj, Vk</code>	Convert word to single using not VM
<code>cvtw.s.t Vj, Vk</code>	Convert word to single using VM
<code>div.b Vi, Vj, Vk</code>	Divide vector/vector integer byte

**Table 7 (continued)**  
Vector register instructions

<b>Instruction</b>	<b>Description</b>
<code>div.b.f Vi, Vj, Vk</code>	Divide byte vectors using not VM
<code>div.b.t Vi, Vj, Vk</code>	Divide byte vectors using VM
<code>div.d Vi, Vj, Vk</code>	Divide vector/vector double float
<code>div.d.f Vi, Vj, Vk</code>	Divide double vectors using not VM
<code>div.d.t Vi, Vj, Vk</code>	Divide double vectors using VM
<code>div.h Vi, Vj, Vk</code>	Divide vector/vector integer halfword
<code>div.h.f Vi, Vj, Vk</code>	Divide halfword vectors using not VM
<code>div.h.t Vi, Vj, Vk</code>	Divide halfword vectors using VM
<code>div.l Vi, Vj, Vk</code>	Divide vector/vector integer longword
<code>div.l.f Vi, Vj, Vk</code>	Divide longword vectors using not VM
<code>div.l.t Vi, Vj, Vk</code>	Divide longword vectors using VM
<code>div.s Vi, Vj, Vk</code>	Divide vector/vector single float
<code>div.s.f Vi, Vj, Vk</code>	Divide single vectors using not VM
<code>div.s.t Vi, Vj, Vk</code>	Divide single vectors using VM
<code>div.w Vi, Vj, Vk</code>	Divide vector/vector integer word
<code>div.w.f Vi, Vj, Vk</code>	Divide word vectors using not VM
<code>div.w.t Vi, Vj, Vk</code>	Divide word vectors using VM
<code>eq.b Vj, Vk</code>	Compare equal byte
<code>eq.b.f Vj, Vk</code>	Compare equal byte using not VM
<code>eq.b.t Vj, Vk</code>	Compare equal byte using VM
<code>eq.d Vj, Vk</code>	Compare equal double-precision
<code>eq.d.f Vj, Vk</code>	Compare equal double using not VM
<code>eq.d.t Vj, Vk</code>	Compare equal double using VM
<code>eq.h Vj, Vk</code>	Compare equal halfword
<code>eq.h.f Vj, Vk</code>	Compare equal halfword using not VM

**Table 7 (continued)**  
Vector register instructions

<b>Instruction</b>	<b>Description</b>
eq.h.t Vj, Vk	Compare equal halfword using VM
eq.l Vj, Vk	Compare equal longword
eq.l.f Vj, Vk	Compare equal long using not VM
eq.l.t Vj, Vk	Compare equal long using VM
eq.s Vj, Vk	Compare equal single
eq.s.f Vj, Vk	Compare equal single using not VM
eq.s.t Vj, Vk	Compare equal single using VM
eq.w Vj, Vk	Compare equal word
eq.w.f Vj, Vk	Compare equal word using not VM
eq.w.t Vj, Vk	Compare equal word using VM
frint.d Vj, Vk	Integerize float double vector
frint.d.f Vj, Vk	Integerize double vector using not VM
frint.d.t Vj, Vk	Integerize double vector using VM
frint.s Vj, Vk	Integerize float single vector
frint.s.f Vj, Vk	Integerize single vector using not VM
frint.s.t Vj, Vk	Integerize single vector using VM
ld.b effa, Vk	Load vector byte
ld.b.f effa, Vk	Load vector byte using not VM
ld.b.t effa, Vk	Load vector byte using VM
ld.d effa, Vk	Load vector double float
ld.d.f effa, Vk	Load vector double float using not VM
ld.d.t effa, Vk	Load vector double float using VM
ld.h effa, Vk	Load vector halfword
ld.h.f effa, Vk	Load vector halfword using not VM
ld.h.t effa, Vk	Load vector halfword using VM
ld.l effa, VLS	Load VS and VL from memory
ld.l effa, Vk	Load vector longword

**Table 7 (continued)**  
**Vector register instructions**

<b>Instruction</b>	<b>Description</b>
<code>ld.l.f <i>effa</i>, V<sub>k</sub></code>	Load vector longword using not VM
<code>ld.l.t <i>effa</i>, V<sub>k</sub></code>	Load vector longword using VM
<code>ld.s <i>effa</i>, V<sub>k</sub></code>	Load vector single float
<code>ld.s.f <i>effa</i>, V<sub>k</sub></code>	Load vector single float using not VM
<code>ld.s.t <i>effa</i>, V<sub>k</sub></code>	Load vector single float using VM
<code>ld.w #N, VL</code>	Load VL with an immediate
<code>ld.w #N, VS</code>	Load VS from an immediate
<code>ld.w <i>effa</i>, V<sub>k</sub></code>	Load vector word
<code>ld.w.f <i>effa</i>, V<sub>k</sub></code>	Load vector word using not VM
<code>ld.w.t <i>effa</i>, V<sub>k</sub></code>	Load vector word using VM
<code>ld.x <i>effa</i>, VM</code>	Load VM from memory
<code>ldvi.b V<sub>j</sub>, V<sub>k</sub></code>	Index load vector byte
<code>ldvi.b.f V<sub>j</sub>, V<sub>k</sub></code>	Index load vector byte using not VM
<code>ldvi.b.t V<sub>j</sub>, V<sub>k</sub></code>	Index load vector byte using VM
<code>ldvi.d V<sub>j</sub>, V<sub>k</sub></code>	Index load vector double float
<code>ldvi.d.f V<sub>j</sub>, V<sub>k</sub></code>	Index load vector double using not VM
<code>ldvi.d.t V<sub>j</sub>, V<sub>k</sub></code>	Index load vector double using VM
<code>ldvi.h V<sub>j</sub>, V<sub>k</sub></code>	Index load vector halfword
<code>ldvi.h.f V<sub>j</sub>, V<sub>k</sub></code>	Index load vector halfword using not VM
<code>ldvi.h.t V<sub>j</sub>, V<sub>k</sub></code>	Index load vector halfword using VM
<code>ldvi.l V<sub>j</sub>, V<sub>k</sub></code>	Index load vector longword
<code>ldvi.l.f V<sub>j</sub>, V<sub>k</sub></code>	Index load vector longword using not VM
<code>ldvi.l.t V<sub>j</sub>, V<sub>k</sub></code>	Index load vector longword using VM
<code>ldvi.s V<sub>j</sub>, V<sub>k</sub></code>	Index load vector single float
<code>ldvi.s.f V<sub>j</sub>, V<sub>k</sub></code>	Index load vector single using not VM

**Table 7 (continued)**  
Vector register instructions

<b>Instruction</b>	<b>Description</b>
ldvi.s.t Vj, Vk	Index load vector single using VM
ldvi.w Vj, Vk	Index load vector word
ldvi.w.f Vj, Vk	Index load vector word using not VM
ldvi.w.t Vj, Vk	Index load vector word using VM
le.b Vj, Vk	Compare less than or equal byte
le.b.f Vj, Vk	Compare less than or equal byte using not VM
le.b.t Vj, Vk	Compare less than or equal byte using VM
le.d Vj, Vk	Compare less than or equal double float
le.d.f Vj, Vk	Compare less than or equal double using not VM
le.d.t Vj, Vk	Compare less than or equal double using VM
le.h Vj, Vk	Compare less than or equal halfword
le.h.f Vj, Vk	Compare less than or equal half using not VM
le.h.t Vj, Vk	Compare less than or equal half using VM
le.l Vj, Vk	Compare less than or equal longword
le.l.f Vj, Vk	Compare less than or equal long using not VM
le.l.t Vj, Vk	Compare less than or equal long using VM
le.s Vj, Vk	Compare less than or equal single
le.s.f Vj, Vk	Compare less than or equal single using not VM
le.s.t Vj, Vk	Compare less than or equal single using VM
le.w Vj, Vk	Compare less than or equal word
le.w.f Vj, Vk	Compare less than or equal word using not VM

**Table 7 (continued)**  
**Vector register instructions**

<b>Instruction</b>	<b>Description</b>
le.w.t Vj, Vk	Compare less than or equal word using VM
lop Vj, Vk	Leading ones position vector
lop.f Vj, Vk	Leading ones position vector using not VM
lop.t Vj, Vk	Leading ones position vector using VM
lt.b Vj, Vk	Compare less than byte
lt.b.f Vj, Vk	Compare less than byte using not VM
lt.b.t Vj, Vk	Compare less than byte using VM
lt.d Vj, Vk	Compare less than double float
lt.d.f Vj, Vk	Compare less than double using not VM
lt.d.t Vj, Vk	Compare less than double using VM
lt.h Vj, Vk	Compare less than halfword
lt.h.f Vj, Vk	Compare less than halfword using not VM
lt.h.t Vj, Vk	Compare less than halfword using VM
lt.l Vj, Vk	Compare less than longword
lt.l.f Vj, Vk	Compare less than long using not VM
lt.l.t Vj, Vk	Compare less than long using VM
lt.s Vj, Vk	Compare less than single
lt.s.f Vj, Vk	Compare less than single using not VM
lt.s.t Vj, Vk	Compare less than single using VM
lt.w Vj, Vk	Compare less than word
lt.w.f Vj, Vk	Compare less than word using not VM
lt.w.t Vj, Vk	Compare less than word using VM
mask.t Vi, Vj, Vk	Mask vector/vector

**Table 7 (continued)**  
**Vector register instructions**

<b>Instruction</b>	<b>Description</b>
<code>merg.t Vi, Vj, Vk</code>	Merge vector/vector
<code>mov VS, Ak</code>	Move VS to Ak
<code>mov Ak, VS</code>	Move Ak to VS
<code>mov VL, Ak</code>	Move VL to Ak
<code>mov Ak, VL</code>	Move Ak to VL
<code>mul.b Vi, Vj, Vk</code>	Multiply vector/vector integer byte
<code>mul.b.f Vi, Vj, Vk</code>	Multiply byte vectors using not VM
<code>mul.b.t Vi, Vj, Vk</code>	Multiply byte vectors using VM
<code>mul.d Vi, Vj, Vk</code>	Multiply vector/vector double float
<code>mul.d.f Vi, Vj, Vk</code>	Multiply double vectors using not VM
<code>mul.d.t Vi, Vj, Vk</code>	Multiply double vectors using VM
<code>mul.h Vi, Vj, Vk</code>	Multiply vector/vector integer halfword
<code>mul.h.f Vi, Vj, Vk</code>	Multiply halfword vectors using not VM
<code>mul.h.t Vi, Vj, Vk</code>	Multiply halfword vectors using VM
<code>mul.l Vi, Vj, Vk</code>	Multiply vector/vector integer longword
<code>mul.l.f Vi, Vj, Vk</code>	Multiply longword vectors using not VM
<code>mul.l.t Vi, Vj, Vk</code>	Multiply longword vectors using VM
<code>mul.s Vi, Vj, Vk</code>	Multiply vector/vector single float
<code>mul.s.f Vi, Vj, Vk</code>	Multiply single vectors using not VM
<code>mul.s.t Vi, Vj, Vk</code>	Multiply single vectors using VM
<code>mul.w Vi, Vj, Vk</code>	Multiply vector/vector integer word
<code>mul.w.f Vi, Vj, Vk</code>	Multiply word vectors using not VM
<code>mul.w.t Vi, Vj, Vk</code>	Multiply word vectors using VM
<code>neg.b Vj, Vk</code>	Negate vector/vector integer byte
<code>neg.b.f Vj, Vk</code>	Negate byte vector using not VM

**Table 7 (continued)**  
**Vector register instructions**

<b>Instruction</b>	<b>Description</b>
neg.b.t Vj, Vk	Negate byte vector using VM
neg.d Vj, Vk	Negate vector/vector double float
neg.d.f Vj, Vk	Negate double using not VM
neg.d.t Vj, Vk	Negate double using VM
neg.h Vj, Vk	Negate vector/vector integer halfword
neg.h.f Vj, Vk	Negate halfword using not VM
neg.h.t Vj, Vk	Negate halfword using VM
neg.l Vj, Vk	Negate vector/vector integer longword
neg.l.f Vj, Vk	Negate longword using not VM
neg.l.t Vj, Vk	Negate longword using VM
neg.s Vj, Vk	Negate vector/vector single float
neg.s.f Vj, Vk	Negate single using not VM
neg.s.t Vj, Vk	Negate single using VM
neg.w Vj, Vk	Negate vector/vector integer word
neg.w.f Vj, Vk	Negate word using not VM
neg.w.t Vj, Vk	Negate word using VM
not Vj, Vk	Complement a vector
not.f Vj, Vk	Complement a vector using not VM
not.t Vj, Vk	Complement a vector using VM
or Vi, Vj, Vk	OR two vectors
or.f Vi, Vj, Vk	OR two vectors using not VM
or.t Vi, Vj, Vk	OR two vectors using VM
plc.t Vj, Vk	Population count of a vector
plc.t.f Vj, Vk	Population count of vector using not VM
plc.t.t Vj, Vk	Population count of vector using VM
shf Vi, Vj, Vk	Shift vector/vector

**Table 7 (continued)**  
**Vector register instructions**

<b>Instruction</b>	<b>Description</b>
<i>shf.f Vi, Vj, Vk</i>	Shift vector/vector using not VM
<i>shf.t Vi, Vj, Vk</i>	Shift vector/vector using VM
<i>st.b Vk, effa</i>	Store vector byte
<i>st.b.f Vk, effa</i>	Store vector byte using not VM
<i>st.b.t Vk, effa</i>	Store vector byte using VM
<i>st.d Vk, effa</i>	Store vector double float
<i>st.d.f Vk, effa</i>	Store vector double float using not VM
<i>st.d.t Vk, effa</i>	Store vector double float using VM
<i>st.h Vk, effa</i>	Store vector halfword
<i>st.h.f Vk, effa</i>	Store vector halfword using not VM
<i>st.h.t Vk, effa</i>	Store vector halfword using VM
<i>st.l VLS, effa</i>	Store VS and VL to memory
<i>st.l Vk, effa</i>	Store vector longword
<i>st.l.f Vk, effa</i>	Store vector longword using not VM
<i>st.l.t Vk, effa</i>	Store vector longword using VM
<i>st.s Vk, effa</i>	Store vector single float
<i>st.s.f Vk, effa</i>	Store vector single float using not VM
<i>st.s.t Vk, effa</i>	Store vector single float using VM
<i>st.w Vk, effa</i>	Store vector word
<i>st.w.f Vk, effa</i>	Store vector word using not VM
<i>st.w.t Vk, effa</i>	Store vector word using VM
<i>st.x VM, effa</i>	Store VM into memory
<i>stvi.b Vk, Vj</i>	Index store vector byte
<i>stvi.b.f Vk, Vj</i>	Index store vector byte using not VM
<i>stvi.b.t Vk, Vj</i>	Index store vector byte using VM
<i>stvi.d Vk, Vj</i>	Index store vector double float
<i>stvi.d.f Vk, Vj</i>	Index store vector double using not VM

**Table 7 (continued)**  
**Vector register instructions**

<b>Instruction</b>	<b>Description</b>
stvi.d.t V <sub>k</sub> , V <sub>j</sub>	Index store vector double using VM
stvi.h V <sub>k</sub> , V <sub>j</sub>	Index store vector halfword
stvi.h.f V <sub>k</sub> , V <sub>j</sub>	Index store vector halfword using not VM
stvi.h.t V <sub>k</sub> , V <sub>j</sub>	Index store vector halfword using VM
stvi.l V <sub>k</sub> , V <sub>j</sub>	Index store vector longword
stvi.l.f V <sub>k</sub> , V <sub>j</sub>	Index store vector longword using not VM
stvi.l.t V <sub>k</sub> , V <sub>j</sub>	Index store vector longword using VM
stvi.s V <sub>k</sub> , V <sub>j</sub>	Index store vector single float
stvi.s.f V <sub>k</sub> , V <sub>j</sub>	Index store vector single using not VM
stvi.s.t V <sub>k</sub> , V <sub>j</sub>	Index store vector single using VM
stvi.w V <sub>k</sub> , V <sub>j</sub>	Index store vector word
stvi.w.f V <sub>k</sub> , V <sub>j</sub>	Index store vector word using not VM
stvi.w.t V <sub>k</sub> , V <sub>j</sub>	Index store vector word using VM
sub.b V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract vector/vector integer byte
sub.b.f V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract byte vectors using not VM
sub.b.t V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract byte vectors using VM
sub.d V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract vector/vector double float
sub.d.f V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract double vectors using not VM
sub.d.t V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract double vectors using VM
sub.h V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract vector/vector integer halfword
sub.h.f V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract halfword vectors using not VM
sub.h.t V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract halfword vectors using VM
sub.l V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract vector/vector integer longword

**Table 7 (continued)**  
 Vector register instructions

<b>Instruction</b>	<b>Description</b>
sub.l.f $V_i, V_j, V_k$	Subtract longword vectors using not VM
sub.l.t $V_i, V_j, V_k$	Subtract longword vectors using VM
sub.s $V_i, V_j, V_k$	Subtract vector/vector single float
sub.s.f $V_i, V_j, V_k$	Subtract single vectors using not VM
sub.s.t $V_i, V_j, V_k$	Subtract single vectors using VM
sub.w $V_i, V_j, V_k$	Subtract vector/vector integer word
sub.w.f $V_i, V_j, V_k$	Subtract word vectors using not VM
sub.w.t $V_i, V_j, V_k$	Subtract word vectors using VM
tzc $V_j, V_k$	Trailing zero count vector
tzc.f $V_j, V_k$	Trailing zero count vector using not VM
tzc.t $V_j, V_k$	Trailing zero count vector using VM
xor $V_i, V_j, V_k$	Exclusive OR two vectors
xor.f $V_i, V_j, V_k$	Exclusive OR two vectors using not VM
xor.t $V_i, V_j, V_k$	Exclusive OR two vectors using VM
xpnd.f $V_j, V_k$	Expand a vector using not VM
xpnd.t $V_j, V_k$	Expand a vector using VM

# Communication register instructions

The instructions defined in this section manipulate the communication registers and resource structures.

Table 8 lists the communication register instructions.

Table 8  
Communication register instructions

Instruction	Description
<code>casr</code>	Compare and swap resource
<code>get.l Ceffa, Sk</code>	Get communication/scalar
<code>getr.l effa, Sk</code>	Get resource/scalar
<code>get.w Ceffa, Ak</code>	Get communication/address
<code>getr.w effa, Ak</code>	Get resource/address
<code>inc.l Ceffa, Sk</code>	Increment communication/scalar
<code>incr.l effa, Sk</code>	Increment long resource structure
<code>inc.w Ceffa, Ak</code>	Increment communication/address
<code>incr.w effa, Ak</code>	Increment resource structure data
<code>lck Ceffa</code>	Lock communication register
<code>mat.l Sk, Ceffa</code>	Match scalar/communication
<code>matr.l Sk, effa</code>	Match scalar/resource
<code>mat.w Ak, Ceffa</code>	Match address/communication
<code>matr.w Ak, effa</code>	Match address/resource
<code>msync</code>	Synchronize stores to memory
<code>popr Ak, effa</code>	Pop resource/address register
<code>pshr Ak, effa</code>	Push address register/resource
<code>put.l Sk, Ceffa</code>	Put scalar/communication
<code>putr.l Sk, effa</code>	Put scalar/resource
<code>put.w Ak, Ceffa</code>	Put address/communication
<code>putr.w Ak, effa</code>	Put address/resource
<code>rcv.l Ceffa, Sk</code>	Receive communication/scalar
<code>rcv.w Ceffa, Ak</code>	Receive communication/address
<code>rcvr.l effa, Sk</code>	Receive scalar register/resource

**Table 8 (continued)**  
 Communication register  
 instructions

<b>Instruction</b>	<b>Description</b>
<i>rcvr.w effa, Ak</i>	Receive address register/resource
<i>snd.l Sk, Ceffa</i>	Send scalar/communication
<i>snd.w Ak, Ceffa</i>	Send address/communication
<i>sndr.l Sk, effa</i>	Send scalar register/resource
<i>sndr.w Ak, effa</i>	Send address register/resource
<i>tst Ceffa</i>	Test communication register lock bit
<i>ulk Ceffa</i>	Unlock communication register

---

## Process control instructions

The instructions defined in this section alter the program counter (PC). Alterations of the PC may occur as a result of a branch performed after a comparison, an unconditional jump, a subroutine call or return, or an operating system call or return. A return from interrupt processing is also defined.

---

### branch and jump instructions

These instructions include unconditional branch and jump, branch and jump on PSW bits, and breakpoints. The branch instructions provide a way to branch a nominal distance relative to the present value of the PC. All branch instructions are 16 bits in length. Jump instructions load the PC with an effective address that is developed as an operand address. Branch and jump instructions do not affect the PSW.

The following sequence occurs when the PC increments to reference the next sequential instruction, or when a new value is loaded into the PC as a result of a branch or jump instruction:

1. The current ring is checked.
2. The PC is loaded appropriately. If the current ring is 4, bits <30..1> are loaded. Otherwise, bits <28..1> are loaded.

In all cases, the branch or jump is restricted to be within the current ring.

The process breakpoint instruction functions differently from the breakpoint instruction. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 12, "Operating system exceptions", and the `pbkpt` instruction page in Chapter 3 of this manual for a more detailed description of process breakpoints.

---

## call, save, and return instructions

This section describes the structures and instructions provided for `call`, `save`, and `return` instructions:

- An architecturally defined stack pointer (SP), argument pointer (AP), and frame pointer (FP) within the address register space.
- A set of `call` instructions:
  - `call`—Pushes all the scalar machine state. FRL in the saved (pushed) PSW determines how much machine state is pushed.
  - `calls`—Pushes minimal machine state. FRL in the saved (pushed) PSW determines how much machine state is pushed.
  - `callq`—Pushes the address of the next instruction and branches to the subroutine. Only the program counter is saved and restored. The PSW and frame pointer are unaltered. The `callq` instruction is used for local subroutines that do not require the definition of a new stack frame. The `rtmq` instruction pops the PC value on top of the stack.
- A set of `return` instructions that return process control and status from a subroutine call:
  - `rtn`—Return from a system call (`sysc`), call (`call`), or short call (`calls`)
  - `rtnq`—Return from a quick call (`callq`)
  - `rtnc`—Return from a context switch
- A set of instructions for stack operations.

---

## Subroutine invocation sequences

The following instructions could be generated for the two most likely subroutine invocation sequences:

1. Precompiled arguments
  - a. Load the effective address (*lea*) of the address of the packet into the argument pointer (AP).
  - b. Call the subroutine.
  - c. Execute *ret* when the subroutine completes execution.
  - d. Load the former AP from the stack.
2. Arguments pushed onto the stack
  - a. Push arguments onto the stack.
  - b. Move stack pointer (SP) to AP.
  - c. Call the subroutine.
  - d. Execute *ret* when the subroutine completes execution.
  - e. Remove the pushed arguments from the stack by incrementing the stack pointer (SP).
  - f. Load the former AP from the stack.

Table 9 lists the process control instructions.

**Table 9**  
Process control instructions

<b>Instruction</b>	<b>Description</b>
bkpt	Breakpoint
br	Branch always
bra.f	Branch on address carry false
bra.t	Branch on address carry true
bri.f	Branch on ION false
bri.t	Branch on ION true
brs.f	Branch on scalar carry false
brs.t	Branch on scalar carry true
call <i>effa</i>	Call a subroutine, long frame
callq <i>effa</i>	Push the PC and jump
calls <i>effa</i>	Call a subroutine, short frame
exit	Error exit instruction
jmp <i>effa</i>	Jump always
jmpa.f <i>effa</i>	Jump on address carry false
jmpa.t <i>effa</i>	Jump on address carry true
jmp.i.f <i>effa</i>	Jump on ION false
jmp.i.t <i>effa</i>	Jump on ION true
jmps.f <i>effa</i>	Jump on scalar carry false
jmps.t <i>effa</i>	Jump on scalar carry true
nop	No operation (branch never)
pbkpt	Force process breakpoint exception
rtn	Return from subroutine call
rtnq	Pop the PC and jump
sysc #r, #g	Perform a system call
trap #rm, #b	Force a trap system exception

---

## CPU control and status instructions

The instructions listed in this section dynamically allocate CPUs to a process. The memory and timer synchronization instructions are also included.

Table 10 lists the CPU control instructions.

**Table 10**  
CPU control and status instructions

Instruction	Description
<code>cfork</code>	Clear a fork
<code>join</code>	Join all threads at a single execution point
<code>pfork <i>effa</i>, Ak</code>	Post a fork (need a CPU to join a process)
<code>spawn <i>effa</i>, Ak</code>	Spawn a fork (need all CPUs to join a process)
<code>stop</code>	Stop CPU clocks
<code>tac <i>effa</i></code>	Test and clear a byte in memory
<code>tas <i>effa</i></code>	Test and set a memory byte
<code>tstvv</code>	Test value of vector valid flag
<code>wfork</code>	Wait for a fork

## Privileged control and status instructions

The instructions listed in this section are the privileged instruction set. Privileged instructions are used by the operating system (OS) kernel to control process multiplexing, virtual address space management, and system clock stores.

A privileged instruction is like any other instruction in the CONVEX instruction set except that the current ring of execution must be 0. This means that PSW<31..29> must be all zeros.

An attempt to execute a privileged instruction in a ring other than 0 results in a system exception and the generation of a system call through byte address 0x0C of page 0 of Ring 0.

Other instructions included in this section generally are used by parts of the operating system contained in a ring owned by the system other than Ring 0 (Ring 1, 2, or 3).

Table 11 lists the privileged control and status instructions.

**Table 11**  
Privileged control and status instructions

Instruction	Description
ctrsg	Move scalar to CPU timer
diag Ak	Execute nonstandard microcode sequence
dsi	Disable interrupts
enag Sj, Sk	Enable all global CPU interrupts
enal Sj, Sk	Enable local CPU interrupt
eni	Enable interrupts
eni_idle Sk	Enable interrupts and idle the CPU
eni_rtn	Enable interrupts and return from subroutine
halt #N, Ak	Halt the CPU
idle	Idle the CPU
ldcmr <i>effa</i> , Ak	Load communication registers
ldkdr Ak	Load all eight SDRs
ldsdr Ak	Load process SDRs

**Table 11 (continued)**  
Privileged control and status  
instructions

Instruction	Description
mov Sk, BE (Sj)	Move scalar to a broadcast enable register
mov Sk, CIR	Move scalar to comm index register
mov Sk, ICR	Move scalar to interrupt control register
mov Sk, TCPU	Move scalar to target CPU Register
mov Sk, VV	Move scalar to vector valid flag
mov Sk, ITR	Move scalar to NITC, ITC, ITSr
mov Sk, ITSr	Move scalar to ITSr
mov Sk, TID	Move scalar to thread ID
mov Sk, TOC	Move scalar to TOC
mov ITR, Sk	Move the ITC, ITSr, NITC into scalar
mov BE (Sj), Sk	Move broadcast enable register to a scalar
mski Sk	Mask out interrupt
pate Ak	Purge an ATU entry
patu	Purge the entire ATU
pich	Purge the Icache
plch	Purge the Lcache
pmod	Purge modified bits
pref	Purge reference bits
rtnc	Return from a context block
rtni	Return from base level interrupt
stcmr Ak, effa	Store communication registers
xmti Sk	Transmit interrupt

## Intrinsic instructions

The multiprocessing C Series implementation includes a group of instructions called *intrinsic*s. These instructions are microcode and hardware implementations of some of the more frequently used runtime library routines. A .s (single-precision) and .d (double-precision) version of each instruction is available. Table 12 lists the arithmetic intrinsic instructions.

Table 12  
Intrinsic instructions

Instruction	Description
atan.d Sk	Arc-tangent of a double-precision number
atan.s Sk	Arc-tangent of a single-precision number
cos.d Sk	Cosine of a double-precision number
cos.s Sk	Cosine of a single-precision number
exp.d Sk	Exponent of a double-precision number
exp.s Sk	Exponent of a single-precision number
ln.d Sk	Natural logarithm of a double-precision number
ln.s Sk	Natural logarithm of a single-precision number
sin.d Sk	Sine of a double-precision number
sin.s Sk	Sine of a single-precision number
sqrt.d Sk	Square root of a double-precision number
sqrt.s Sk	Square root of a single-precision number
sqrt.d Vj, Vk	Square root double vector/vector
sqrt.d.f Vj, Vk	Square root double using not VM
sqrt.d.t Vj, Vk	Square root double using VM
sqrt.s Vj, Vk	Square root single vector/vector
sqrt.s.f Vj, Vk	Square root single using not VM
sqrt.s.t Vj, Vk	Square root single using VM

All these instructions operate in either CONVEX native or IEEE floating point format, based on the state of PSW (IEEE). Some arithmetic exception conditions are raised by these instructions and are described in the sections concerning the PSW in the *CONVEX Architecture Reference Manual (C Series)*, Chapter 3, "General registers."

This chapter is the reference for the CONVEX C Series architecture assembly language instruction set.

The C Series architecture applies to the CONVEX C1 and C120 supercomputers with its standard instruction set op codes.

The C Series architecture applies to the C200 and C3200 Series supercomputers with its standard and extended op codes.

The C Series architecture also applies to the C3400 Series and the C3800 Series supercomputers with its standard and extended op codes and some exclusive op codes. In a general sense, a reference to the application of the C Series architecture to the C200 Series CPUs includes its application to the C3400 and C3800 Series CPUs

The assembly language execution timing is described in detail in the *CONVEX Assembly Language Timing Guide*.

The generic page layout used to describe the instruction set appears on the following page. Following the page layout is an example of the "Op code" section and a detailed description of the C language-like pseudocode used in the "Operations" section of each command description.

# command mnemonic

Command name

---

Purpose	The purpose or intent of the instruction.
Application	The architecture to which the instruction applies.
Format	<p>The physical format of the instruction, including field locations and use. For standard op codes, no prefix is included. The prefix should be ignored when not applicable. For extended op codes, the prefix field is included, with the E flag (bit &lt;3&gt; of the prefix) used to distinguish between extended-0 space (E0) and extended-1 space (E1).</p> <p>Some instructions have variants that are standard and extended. For example, <code>cvtw.s Sj, Sk</code> is a nonprefixed op code that appears on the same page as <code>cvtw.d Sj, Sk</code>, which is a prefixed op code. In the Op code section (described below) it is listed whether an op code is standard (nonprefixed—ST) or extended (prefixed—E0 or E1).</p> <p>Op code subfields are listed here. See the “Op code descriptions” section of this chapter.</p>
Op code	<p>A listing of the instruction mnemonic, op code space mnemonic, hex op code, binary op code, PSW bits affected, and op code description (see example on next page).</p> <p>Additional fixed subfields within the instruction are shown graphically in the Format section (described above).</p>
Description	A description, in text, of the functions performed by the instruction.
Operation	A description, in C language-like pseudocode, of the functions performed by the instruction. See the “Instruction pseudocode descriptions” section of this chapter.
Exceptions	A list of any operating system exceptions that are detected as a result of setting the corresponding PSW trap enable bit or generated by the hardware in response to the error condition caused by the instruction’s execution. Only those exceptions listed can occur.
Notes	A list of notes that may be of interest when using this or other appropriate instructions.

---

---

## Op code descriptions

The following is an example of the format of the "Op code" section:

### Example:

Mnemonic	Space	Hex	Binary	PSW	Description
add.w Aj,Ak	ST	5840	0101100001	C,AIV	Add address registers word

add.w Aj,Ak      The op code mnemonic and assembly language syntax

ST                The op code space; this is a standard (nonprefixed) instruction

5840              The hexadecimal op code representation.

0101100001      The binary op code representation. See page 6 for an explanation of the binary tree processing for determining the total op code length (in bits) and the instruction length (in bytes) and format.

In this example, the first three bits (010) correspond to the third format in Table 1. In this case, the subsequent 7 bits (1100001) complete the op code, and the format calls for two 3-bit fields (Aj and Ak) that identify the registers to operate on.

C,AIV             The PSW bits affected by this op code

Add address registers word      A brief description of each op code function

---

## Instruction pseudocode descriptions

This section describes the definitions, usage, and syntax of the C language-like pseudocode used to describe the instructions. The following elements are examined:

- Comments
- Arithmetic operators
- Relational operators
- Logical operators
- Bitwise logical operators
- Increment and decrement operators
- Grouping structure
- Conditional statement
- Looping structure
- Switch statement
- Primitive functions

---

### Comments

All comments must begin with a slash followed by an asterisk (/\*) and end with an asterisk followed by a slash (\*/).

**Example:**

```
/* this is a comment */
```

---

### Arithmetic operators

The arithmetic operators are:

- + Addition
- Subtraction
- \* Multiplication
- / Division
- = Assignment operator.
- += Replacement addition.  $a += b$  is the same as  $a = a + b$ .
- Replacement subtraction.  $a -= b$  is the same as  $a = a - b$ .

---

## Relational operators

The relational operators are:

- > Greater than
- >= Greater than or equal to
- < Less than
- <= Less than or equal to
- == Equal to
- != Not equal to

---

## Logical operators

The logical operators are:

- ! Logical not
- && Logical and
- || Logical or

---

## Bitwise logical operators

The bitwise logical operators are:

- ~ Bitwise negation (one's complement). For example, if  $a = 1101$ , then  $\sim a = 0010$  is the bitwise one's complement of  $a$ .
- & Bitwise and, for example  $a \& b$  is the and of  $a$  and  $b$ .
- | Bitwise inclusive or, for example  $a | b$  is the inclusive or of  $a$  and  $b$ .
- ^ Bitwise exclusive or, for example  $a \wedge b$  is the exclusive or of  $a$  and  $b$ .
- &= Bitwise AND, for example  $a \&= b$  is the same as  $a = a \& b$ .

- |= Bitwise inclusive OR, for example  $a |= b$  is the same as  $a = a | b$ .
- ^= Bitwise exclusive or, for example  $a ^= b$  is the same as  $a = a ^ b$ .
- :: Bitwise concatenation, that is,  $A :: B$  will return the concatenation of A and B, where A is contained in the most significant location and B is contained in the least significant location. For example, if  $A = 1010$  and  $B = 0011$ , then  $A :: B$  returns the value  $10100011$ .
- << Bitwise left shift, for example  $a << b$  will shift the bits in a to the left by the value in b.
- >> Bitwise right shift, for example  $a >> b$  will shift the bits in a to the right by the value in b.

The following example illustrates the action of the & operator (bitwise and):

```

a = 0x05 (0101)      b = 0x09 (1001)

    a 0101
    b 1001
    ---
a & b 0001

```

The following example illustrates the action of the | operator (bitwise inclusive or):

```

a = 0x05 (0101)      b = 0x09 (1001)

    a 0101
    b 1001
    ---
a | b 1101

```

The following example illustrates the action of the ^ operator (bitwise exclusive or):

```

a = 0x05 (0101)      b = 0x09 (1001)

    a 0101
    b 1001
    ---
a ^ b 1100

```

---

## Increment and decrement operators

The increment and decrement operators are:

- `++`     Increment index value, for example `i++` increases the index value `i` by 1.
- `--`     Decrement index value, for example `i--` decreases the index value `i` by 1.

---

## Grouping structure

An open brace ( `{` ) designates the beginning of a group of instructions or statements. A close brace ( `}` ) designates the end of a group of instructions or statements.

Example:

```
{  
    statement;  
    statement;  
    .  
    .  
    .  
}
```

Square brackets designate an element of a structure such as a vector.

Example:

```
Vk [a] = Vj [b]
```

Angle brackets designate a bit or series of bits in a structure such as a register.

Example:

```
PSW<SC>  
Sk<0..7>
```

---

## Conditional statement

The `if` statement is the primary *conditional* statement. In the example shown below, the statements within braces are executed only if the expression evaluates *true*. If the expression evaluates *false*, the statements within braces are not executed and program execution continues with the statement following the closing brace.

### Example:

```
if (expression) {  
    statement;  
    statement;  
    .  
    .  
    .  
}
```

The following code illustrates the use of the `if` statement:

```
if (VM<b> == 1) { /* if VM<b> is TRUE */  
    Vk[a] = Vj[b];  
    a = a + 1;  
}
```

---

## Looping structure pseudocode;

The `for` statement is the primary loop statement.

The following code illustrates the *unconditional* use of the `for` statement:

```
for (a = 0; a < VL; a++) {  
    Vk[a] = Vi[a] + Vj[a];  
}
```

The next example illustrates the *conditional* use of the `for` statement. The statement *initial* is executed when the `for` statement begins. Each time the loop is executed, the *test\_expression* is checked. If *test\_expression* is *true*, the group of statements is executed and the statement *increment* is executed. If the test is *false*, the `for` statement is exited, and program execution continues with the statement following the closing brace.

Example:

```
for (initial; test_expression; increment) {
    statement;
    statement;
    .
    .
    .
}
```

---

## Switch statement

The `switch` statement is a *multiple conditional* statement. It is similar to a computed `goto` statement. In the following example, the value of *expression* is compared with *constant1*. If the compare evaluates *true*, program execution continues with the group of statements following *constant1*. If the compare evaluates *false*, the statements following *constant1* are not executed, and the value of *expression* is compared with *constant2*.

The `break` statement causes program execution to exit the `switch` statement and continue with the statement following the closing brace of the `switch` statement.

Example:

```
switch (expression) {
    case (constant1) :
        statement;
        statement;
        .
        .
        .
        break;
    case (constant2) :
        statement;
        statement;
        .
        .
        .
        break;
} /* end switch */
```

The following code illustrates the use of the `switch` statement:

```
a = 0
switch (E) {
  case TRUE: /* .t */
    for (b = 0; b < VL; b++) {
      if (VM<b> == 1) { /*if VM<b> is TRUE*/
        Vk[a] = Vj[b];
        a = a + 1;
      }
    } /* end for loop */
    break;
  case FALSE: /* .f */
    for (b = 0; b < VL; b++) {
      if (VM<b> == 0) { /*if VM<b> is FALSE*/
        Vk[a] = Vj[b];
        a = a + 1;
      }
    } /* end for loop */
    break;
} /* end switch */
```

---

## Primitive functions

The primitive functions listed here are also used in the pseudocode descriptions of the Operation section. Many of these functions have suffixes to denote size, such as `put .l` for longword and `put .w` for word. Without a suffix, a word suffix is assumed.

<code>aint (value)</code>	The result of converting a single-precision floating point <i>value</i> to an integer is returned.
<code>atan (value)</code>	The result of calculating the trigonometric arc-tangent of a floating point <i>value</i> is returned.
<code>cos (value)</code>	The result of calculating the trigonometric cosine of a floating point <i>value</i> is returned.
<code>dint (value)</code>	The result of converting a double-precision floating point <i>value</i> to an integer is returned.
<code>exp (value)</code>	The result of calculating the exponent of a floating point value is returned.

`get (Ceffa)` The contents of communication register *Ceffa* is returned, using the `get` operation, described in the *CONVEX Architecture Reference Manual (C Series)*, Chapter 6, "Communication registers".

The following code illustrates the `get (Ceffa)` statement:

```
return (c (Ceffa) );
```

`lck (Ceffa)` An attempt is made to lock communication register *Ceffa*, using the `lck` operation described in the *CONVEX Architecture Reference Manual (C Series)*, Chapter 6, "Communication registers." The status of the `lck` operation is returned.

The statement

```
C = lck (0x8000)
```

tries to lock register 0x8000. Status is returned and assigned to address carry (C).

The following code illustrates the `lck (Ceffa)` statement:

```
if (L (Ceffa) == 0) {  
    L (Ceffa) = 1;  
    return (1);  
} else {  
    return (0);  
}
```

`ln (value)` The result of calculating the natural logarithm of a floating point *value* is returned.

`Op code_Test (p1,p2)` The first operand (*p1*) is compared to the second operand (*p2*) within the instruction operation.

<code>pop (value)</code>	The value is popped from the top of the stack, using a <code>pop</code> instruction described in Chapter 3 of this manual.
<code>push (value)</code>	The value is pushed on the stack, using a <code>push</code> instruction described in Chapter 3 of this manual.
<code>put (Ceffa,value)</code>	The <i>value</i> is put to communication register <i>Ceffa</i> , using the <code>put</code> operation described in the <i>CONVEX Architecture Reference Manual (C Series)</i> , Chapter 6, "Communication registers."

The following code illustrates the `put (Ceffa,value)` statement:

```
c (Ceffa) = value;
```

<code>rcv (Ceffa)</code>	An attempt is made to receive from communication register <i>Ceffa</i> , using the <code>rcv</code> operation described in the <i>CONVEX Architecture Reference Manual (C Series)</i> , Chapter 6 "Communication registers."
--------------------------	--

The contents of *Ceffa* and the status of the `rcv` operation is returned. The `rcv` function is used three ways.

<code>rcv (Ceffa)</code>	Tries to receive register <i>Ceffa</i> and status is returned.
<code>C = rcv (Ceffa)</code>	Tries to receive register <i>Ceffa</i> . Status is returned and assigned to address carry (C).
<code>C = rcv (Ceffa, Rk)</code>	The received contents of register <i>Ceffa</i> are returned and assigned to register <i>Rk</i> . Status is returned and assigned to address carry (C).

The following code illustrates the `rcv (Ceffa)` or `rcv (Ceffa, Rk)` statement:

```
if (argc == 2) { /*argc is the argument count*/
    Rk = c (Ceffa) ;
}
if (L (Ceffa) == 1) {
    L (Ceffa) = 0;
    return (1);
} else {
    return (0);
}
```

`sin (value)`

The result of calculating the trigonometric sine of a floating point value is returned.

`snd (Ceffa,value)`

An attempt is made to send *value* to communication register *Ceffa*, using an operation similar to the `snd` operation described in the *CONVEX Architecture Reference Manual (C Series)*, Chapter 6, "Communication registers." The contents of *Ceffa* and the status of the `snd` operation are returned. Therefore, the `snd` function is used three ways.

`snd (Ceffa)`

Tries to send to the *Ceffa* register and status is returned.

`C = snd (Ceffa)`

Tries to send to the *Ceffa* register. Status is returned and assigned to address carry (C).

`C = snd (Ceffa, FP : AP)`

The concatenated contents of registers *FP* and *AP* are sent to register *Ceffa*. Status is returned and assigned to address carry (C).

The following code illustrates the `snd (Ceffa,value)` statement:

```
if (L(Ceffa) == 0) {
    if (argc == 2) { /*argc is the argument count*/
        c(Ceffa) = Rk;
    }
    L(Ceffa) = 1;
    return (1);
} else {
    return (0);
}
```

`sqrt (value)`

The result of calculating the square root of a floating point value is returned.

`tac (effa)`

An attempt is made to test-and-clear memory location *effa*, using the `tac` instruction described in this chapter. The status of the `tac` operation is returned.

The following code illustrates the `tac (effa)` statement:

```
msync;
if (c (effa) == 0xFF) {
    c (effa) = 0;
    return (1);
} else {
    c (effa) = 0;
    return (0);
}
```

`tas (effa)`

An attempt is made to test-and-set memory location *effa*, using the `tas` instruction described in this chapter. The status of the `tas` operation is returned.

The following code illustrates the `tas (effa)` statement:

```
msync;
if (c (effa) == 0) {
    c (effa) = 0xFF;
    return (1);
} else {
    c (effa) = 0xFF;
    return (0);
}
```

`tst (Ceffa)`                    The value of the lock bit of communication register *Ceffa* is returned.

The following code illustrates the `tst (Ceffa)` statement:

```
return (L (Ceffa) );
```

`tzc (value)`                    The result of the *trailing-zero-bit-count* operation performed on *value* is returned. The `tzc` instruction is used.

`ulk (Ceffa)`                    An attempt is made to unlock communication register *Ceffa* using the `ulk` operation described in the *CONVEX Architecture Reference Manual (C Series)*, Chapter 6, "Communication registers." The status of the `ulk` operation is returned.

The following code illustrates the `ulk (Ceffa)` statement:

```
if (L (Ceffa) == 1) {  
    L (Ceffa) = 0;  
    return (1);  
} else {  
    return (0);  
}
```






# add.{h|w|s} #N,Sk

## Add register (immediate to scalar)

**Purpose** To add an immediate operand to the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
add.h #N,Sk		ST	1408	000101000	SIV,SC	Add scalar/immediate integer halfword
add.w #N,Sk		ST	1488	000101001	SIV,SC	Add scalar/immediate integer word
add.s #N,Sk		ST	1808	000110000	OV,UN,RO	Add scalar/immediate single float

**Description** The sum of the sign-extended long immediate operand (#N, length indicated by L) and the contents of scalar register Sk replaces the contents of Sk.

**Operation**  $Sk = Sk + \text{Immediate};$

**Exceptions**


h w	Integer overflow
s	Reserved operand Exponent overflow Exponent underflow

# add.{h|w} Aj,Ak

Add registers (address to address)

**Purpose** To add the contents of an address register to the contents of an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
add.h Aj,Ak	ST	5800	0101100000	C,AIV	Add address register halfword
add.w Aj,Ak	ST	5840	0101100001	C,AIV	Add address register word

**Description** The sum of the contents of address registers Aj and Ak replaces the contents of Ak.

**Operation**  $Ak = Ak + Aj;$

**Exceptions** h|w Integer overflow


# add.{b|h|w|l|s|d} Sj,Sk

Add registers (scalar to scalar)

**Purpose** To add the contents of a scalar register to the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
add.b Sj,Sk	ST	5900	0101100100	SIV,SC	Add scalar/scalar integer byte	
add.h Sj,Sk	ST	5940	0101100101	SIV,SC	Add scalar/scalar integer halfword	
add.w Sj,Sk	ST	5980	0101100110	SIV,SC	Add scalar/scalar integer word	
add.l Sj,Sk	ST	59C0	0101100111	SIV,SC	Add scalar/scalar integer longword	
add.s Sj,Sk	ST	5500	0101010100	OV,UN,RO	Add scalar/scalar single float	
add.d Sj,Sk	ST	5540	0101010101	OV,UN,RO	Add scalar/scalar double float	

**Description** The sum of the contents of scalar registers Sj and Sk replaces the contents of Sk.

**Operation**  $Sk = Sk + Sj;$

**Exceptions**

b h w l	Integer overflow
s d	Reserved operand Exponent overflow Exponent underflow


# add.w Sj,Ak

## Add registers (scalar to address)

**Purpose** To add the contents of a scalar register to the contents of an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
add.w Sj,Ak	ST		5000	0101000000	C,AIV	Add scalar to address word

**Description** The sum of the contents of address register Ak and the least significant 32 bits of scalar register Sj replaces the contents of Ak.

**Operation**  $Ak = Ak + Sj;$

**Exceptions** Integer overflow


# add.{b|h|w|l|s|d} Vi,Sj,Vk

Add registers (vector and scalar)

**Purpose** To add the contents of a scalar register to the elements of a vector register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
add.b Vi,Sj,Vk	ST	C800	1100100	SIV	Add vector/scalar integer byte	
add.h Vi,Sj,Vk	ST	CA00	1100101	SIV	Add vector/scalar integer halfword	
add.w Vi,Sj,Vk	ST	CC00	1100110	SIV	Add vector/scalar integer word	
add.l Vi,Sj,Vk	ST	CE00	1100111	SIV	Add vector/scalar integer longword	
add.s Vi,Sj,Vk	ST	B800	1011100	OV,UN,RO	Add vector/scalar single float	
add.d Vi,Sj,Vk	ST	BA00	1011101	OV,UN,RO	Add vector/scalar double float	

**Description** The sum of the contents of the scalar register Sj and contents of the corresponding element of Vi replaces the first VL elements of the vector register Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] + Sj; }
```

**Exceptions**

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

# add.{b|h|w|l|s|d}.{t|f} Vi,Sj,Vk

Add registers (vector and scalar) (masked)



Purpose

To add a scalar to a vector under control of the vector merge (VM) register

Application

C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
add.b.t Vi,Sj,Vk	E1	C800	1100100	SIV	Add vector/scalar byte (VM)
add.b.f Vi,Sj,Vk	E0	C800	1100100	SIV	Add vector/scalar byte (IVM)
add.h.t Vi,Sj,Vk	E1	CA00	1100101	SIV	Add vector/scalar halfword (VM)
add.h.f Vi,Sj,Vk	E0	CA00	1100101	SIV	Add vector/scalar halfword (IVM)
add.w.t Vi,Sj,Vk	E1	CC00	1100110	SIV	Add vector/scalar word (VM)
add.w.f Vi,Sj,Vk	E0	CC00	1100110	SIV	Add vector/scalar word (IVM)
add.l.t Vi,Sj,Vk	E1	CE00	1100111	SIV	Add vector/scalar longword (VM)
add.l.f Vi,Sj,Vk	E0	CE00	1100111	SIV	Add vector/scalar longword (IVM)
add.s.t Vi,Sj,Vk	E1	B800	1011100	OV,UN,RO	Add vector/scalar single (VM)
add.s.f Vi,Sj,Vk	E0	B800	1011100	OV,UN,RO	Add vector/scalar single (IVM)
add.d.t Vi,Sj,Vk	E1	BA00	1011101	OV,UN,RO	Add vector/scalar double (VM)
add.d.f Vi,Sj,Vk	E0	BA00	1011101	OV,UN,RO	Add vector/scalar double (IVM)

## add.{b|h|w||s|d}.t|f Vi,Sj,Vk

---

### Description

The contents of each of the first VL elements of vector register Vk is replaced by the sum of the contents of scalar register Sj and the contents of the corresponding element of Vi, only if the corresponding VM bit is set (for .t) or clear (for .f).

---

### Operation

```
switch (E) {          /* prefix bit<3> */
  case TRUE:         /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] + Sj; } /* end of for loop */
      break; /* go to end of switch */
    }
  case FALSE:       /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] + Sj; } /* end of for loop */
      break; } /* end of switch */
}
```

---

### Exceptions

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand


# add.{b|h|w|l|s|d} Vi, Vj, Vk

Add registers (vector and vector)

**Purpose** To add the elements of two vector registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
add.b Vi, Vj, Vk	ST	C000	1100000	SIV	Add vector/vector integer byte
add.h Vi, Vj, Vk	ST	C200	1100001	SIV	Add vector/vector integer halfword
add.w Vi, Vj, Vk	ST	C400	1100010	SIV	Add vector/vector integer word
add.l Vi, Vj, Vk	ST	C600	1100011	SIV	Add vector/vector integer longword
add.s Vi, Vj, Vk	ST	B000	1011000	OV,UN,RO	Add vector/vector single float
add.d Vi, Vj, Vk	ST	B200	1011001	OV,UN,RO	Add vector/vector double float

**Description**

The contents of each of the first VL elements of vector register Vk is replaced by the sum of the contents of the corresponding elements of Vi and Vj.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] + Vj[a]; }
```

**Exceptions**

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand



# add.{b|h|w|l|s|d}.{t|f} Vi, Vj, Vk

Add registers (vector and vector) (masked)

**Purpose** To add two vectors under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
add.b.t Vi, Vj, Vk	E1	C000	1100000	SIV	Add vector/vector byte (VM)
add.b.f Vi, Vj, Vk	E0	C000	1100000	SIV	Add vector/vector byte (IVM)
add.h.t Vi, Vj, Vk	E1	C200	1100001	SIV	Add vector/vector halfword (VM)
add.h.f Vi, Vj, Vk	E0	C200	1100001	SIV	Add vector/vector halfword (IVM)
add.w.t Vi, Vj, Vk	E1	C400	1100010	SIV	Add vector/vector word (VM)
add.w.f Vi, Vj, Vk	E0	C400	1100010	SIV	Add vector/vector word (IVM)
add.l.t Vi, Vj, Vk	E1	C600	1100011	SIV	Add vector/vector longword (VM)
add.l.f Vi, Vj, Vk	E0	C600	1100011	SIV	Add vector/vector longword (IVM)
add.s.t Vi, Vj, Vk	E1	B000	1011000	OV,UN,RO	Add vector/vector single (VM)
add.s.f Vi, Vj, Vk	E0	B000	1011000	OV,UN,RO	Add vector/vector single (IVM)
add.d.t Vi, Vj, Vk	E1	B200	1011001	OV,UN,RO	Add vector/vector double (VM)
add.d.f Vi, Vj, Vk	E0	B200	1011001	OV,UN,RO	Add vector/vector double (IVM)

---

add.{b|h|w|l|s|d}.{t|f} Vi,Vj,Vk

---

Description

The contents of each of the first VL elements of vector register Vk is replaced by the sum of contents of the corresponding elements of Vi and Vj, only if the corresponding VM bit is set (for .t) or clear (for .f).

---

Operation

```
switch (E) {          /* prefix bit<3> */
  case TRUE:         /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] + Vj[a]; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE:       /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] + Vj[a]; } } /* end of for loop */
    break; } /* end of switch */
```

---

Exceptions

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand


# all {Vk|Sk}

## And reduce vector register

**Purpose** To and reduce elements of a vector register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
all Vk	ST	7E20	0111111000100	None	And reduce a vector
all Sk	ST	7E20	0111111000100	None	And reduce a vector

**Description**

The bitwise and of all 64 bits of the contents of scalar register Sk and the contents of each of the first VL elements of vector register Vk replaces the contents of Sk.

**Operation**

```
for (a = 0; a < VL; a++) {
    Sk = Sk & Vk[a];
}
```

**Notes**

1. Initialize the scalar register properly for the first use of the and reduce instruction (usually to 0xFFFFFFFF (word) or 0xFFFFFFFFFFFFFFFF (longword)).
2. Either Vk or Sk may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2),(V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).



# all.{t|f} {Vk|Sk}

## And reduce vector register (masked)

**Purpose** To and reduce elements of a subset of a vector register under control of the vector merge (VM) register.

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
all.t Vk	E1		7E20	0111111000100	None	And reduce a vector (VM)
all.t Sk	E1		7E20	0111111000100	None	And reduce a vector (VM)
all.f Vk	E0		7E20	0111111000100	None	And reduce a vector (IVM)
all.f Sk	E0		7E20	0111111000100	None	And reduce a vector (IVM)

**Description** The logical and of all 64 bits of the contents of scalar register Sk and the contents of each one of the first VL elements of vector register Vk replaces the contents of Sk, only if the corresponding vector merge (VM) bit is set (for .t) or clear (for .f).

**Operation**

```

switch (E) {
    /* prefix bit<3> */
    case TRUE:
        /* .t */
        for (a = 0; a < VL; a++) {
            if (VM<a> == 1) { /* if VM<a> is TRUE */
                Sk = Sk & Vk[a]; } } /* end of for loop */
        break; /* go to end of switch */
    case FALSE:
        /* .f */
        for (a = 0; a < VL; a++) {
            if (VM<a> == 0) { /* if VM<a> is FALSE */
                Sk = Sk & Vk[a]; } } /* end of for loop */
        break; } /* end of switch */

```

## all.{t|f} {Vk|Sk}

---

### Notes

1. Initialize the scalar register properly for the first use of the all (and reduce) instruction (usually to 0xFFFFFFFF or 0xFFFFFFFFFFFFFFFF).
2. Either Vk or Sk may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).


# and #N,Ak

## And address register with immediate

**Purpose** To and an immediate operand with the contents of an address register.

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
and #N,Ak	ST		1200	000100100	None	And immediate to address register

**Description** The bitwise and of the sign-extended long immediate operand (#N, length indicated by L) and the contents of address register Ak replaces the contents of Ak.

**Operation** Ak = Ak & Immediate;


# and #N,Sk

## And scalar register with immediate

**Purpose** To and an immediate operand and the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
and #N,Sk	ST		1208	000100100	None	And scalar/immediate

**Description** The bitwise and of the sign-extended long immediate operand (#N, length indicated by L) and the least significant 32 bits of scalar register Sk replaces the least significant 32 bits of Sk. The most significant 32 bits of Sk are not affected.

**Operation**  $Sk = Sk \& \text{Immediate};$


# and Aj,Ak

## And registers (address with address)

**Purpose** To and the contents of two address registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
and Aj,Ak		ST	5200	0101001000	None	And address register

**Description** The bitwise and of the contents of address registers Aj and Ak replaces the contents of Ak.

**Operation**  $Ak = Ak \& Aj;$


# and Sj,Sk

## And registers (scalar with scalar)

**Purpose** To and the contents of two scalar registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
and Sj,Sk	ST		5300	0101001100	None	And scalar/scalar

**Description** The bitwise and of the contents of scalar registers Sj and Sk replaces the contents of Sk.

**Operation**  $Sk = Sk \& Sj;$


# and Vi,Sj,Vk

## And registers (vector with scalar)

**Purpose** To and the elements of a vector register with the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
and Vi,Sj,Vk		ST	A800	1010100	None	And vector/scalar

**Description** Each of the contents of the first VL elements of vector register Vk is replaced by the logical and of the contents of scalar register Sj and the contents of the corresponding element of Vi.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] & Sj; }
```



# and.{t|f} Vi,Sj,Vk

## And registers (vector with scalar) (masked)

**Purpose** To and the contents of a vector and a scalar under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
and.t Vi,Sj,Vk	E1	A800	1010100	None	And vector/scalar (VM)	
and.f Vi,Sj,Vk	E0	A800	1010100	None	And vector/scalar (IVM)	

**Description** The contents of each of the first VL elements of vector register Vk is replaced by the logical and of the contents of scalar register Sj and the contents of the corresponding element of Vi, only if the corresponding vector merge (VM) bit is set (for .t) or clear (for .f).

**Operation**

```

switch (E) {
    /* prefix bit<3> */
    case TRUE:
        /* .t */
        for (a = 0; a < VL; a++) {
            if (VM<a> == 1) { /* if VM<a> is TRUE */
                Vk[a] = Vi[a] & Sj; } /* end of for loop */
        }
        break; /* go to end of switch */
    case FALSE:
        /* .f */
        for (a = 0; a < VL; a++) {
            if (VM<a> == 0) { /* if VM<a> is FALSE */
                Vk[a] = Vi[a] & Sj; } /* end of for loop */
        }
        break; /* end of switch */
}

```


# and Vi, Vj, Vk

## And registers (vector with vector)

**Purpose** To and the elements of two vector registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
and Vi, Vj, Vk	ST		A000	1010000	None	And two vectors

**Description** The logical and of the contents of corresponding elements of Vi and Vj replaces the first VL elements of vector register Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] & Vj[a];
}
```

**Note** Copy the contents of vector register Vi to Vj with the instruction and Vi, Vi, Vj.



# and.{t|f} Vi,Vj,Vk

## And register (vector with vector) (masked)

**Purpose** To and the contents of two vectors under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
and.t Vi,Vj,Vk	E1		A000	1010000	None	And two vectors (VM)
and.f Vi,Vj,Vk	E0		A000	1010000	None	And two vectors (!VM)

**Description** The contents of each of the first VL elements of vector register Vk is replaced by the logical and of the contents of corresponding elements of Vi and Vj, only if the corresponding VM bit is set (for .t) or clear (for .f).

**Operation**

```

switch (E) {
    /* prefix bit<3> */
    case TRUE: /* .t */
        for (a = 0; a < VL; a++) {
            if (VM<a> == 1) { /* if VM<a> is TRUE */
                Vk[a] = Vi[a] & Vj[a]; } } /* end of for loop */
        break; /* go to end of switch */
    case FALSE: /* .f */
        for (a = 0; a < VL; a++) {
            if (VM<a> == 0) { /* if VM<a> is FALSE */
                Vk[a] = Vi[a] & Vj[a]; } } /* end of for loop */
        break; } /* end of switch */

```


# any {Vk|Sk}

## Or reduce vector register

**Purpose** To or reduce elements of a vector register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
any Vk	ST	7E28	0111111000101	None	Or reduce a vector
any Sk	ST	7E28	0111111000101	None	Or reduce a vector

**Description**

The bitwise or of the contents of scalar register Sk and the contents of each of the first VL elements of vector register Vk replaces the contents of Sk.

**Operation**

```
for (a = 0; a < VL; a++) {
    Sk = Sk | Vk[a]; }
```

**Notes**

1. Initialize the scalar register properly for the first use of the or reduce instruction (usually to 0).
2. Either Vk or Sk may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).



# any.{t|f} {Vk|Sk}

Or reduce vector register (masked)

**Purpose** To or reduce elements of a subset of a vector register under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description	
	any.t	Vk	E1	7E28	0111111000101	None	Or reduce a vector (VM)
	any.t	Sk	E1	7E28	0111111000101	None	Or reduce a vector (VM)
	any.f	Vk	E0	7E28	0111111000101	None	Or reduce a vector (!VM)
	any.f	Sk	E0	7E28	0111111000101	None	Or reduce a vector (!VM)

**Description** The logical or of the contents of scalar register Sk and the contents of each of the first VL elements of vector register Vk replaces the contents of Sk, only if the corresponding VM bit is set (for .t) or clear (for .f).

**Operation**

```

switch (E) {
    /* prefix bit<3> */
    case TRUE: /* .t */
        for (a = 0; a < VL; a++) {
            if (VM<a> == 1) { /* if VM<a> is TRUE */
                Sk = Sk | Vk[a]; } } /* end of for loop */
        break; /* go to end of switch */
    case FALSE: /* .f */
        for (a = 0; a < VL; a++) {
            if (VM<a> == 0) { /* if VM<a> is FALSE */
                Sk = Sk | Vk[a]; } } /* end of for loop */
        break; } /* end of switch */

```

## Notes

1. Initialize the scalar register properly for the first use of the or reduce instruction (usually to 0).
2. Either Vk or Sk may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).


# atan.{s|d} Sk

Arc tangent (scalar)

**Purpose** To compute the trigonometric arc tangent of the contents of a scalar register.

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
atan.s Sk		ST	7DF0	0111110111110	RO,FIN, IEC	Arc-tangent of a single float
atan.d Sk		ST	7DF8	0111110111111	RO,FIN, IEC	Arc-tangent of a double float

**Description** The trigonometric arc-tangent of the contents of Sk replaces the contents of Sk.

**Operation**  $Sk = \text{atan}(Sk);$

**Exceptions** s | d Floating intrinsic error  
Reserved operand


- Notes**
1. The result is an angle in radians between  $-\pi / 2$  and  $\pi / 2$ .
  2. Intrinsic traps go through the same trap handler as other arithmetic traps (PSW (RO), PSW (FDZ), PSW (UN), etc.). If PSW (FUE) and/or PSW (FE) are set and intrinsic traps, PSW (INE) are cleared, these bits must be examined to determine the type of the current trap.
  3. When PSW (FIN) is set, the PSW (IEC) bits contain a code that specifies the type of error encountered by the intrinsic instruction. Refer to the *CONVEX Architecture Reference Manual (C Series)*, "Processor status word" section in Chapter 3, "General registers," for more information on the PSW (IEC) error codes and arithmetic trap conditions.

# bkpt Breakpoint

**Purpose** To jump to a debugger via a breakpoint call

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
bkpt	ST		7D50	0111110101010	See note 1	Breakpoint

**Description** A subroutine call is executed to the address contained in the word found at address 0000 0050 in the current ring. This call pushes an extended return block (which includes all A and S registers) onto the user stack. The program counter (PC) saved in the return block references the instruction immediately following the bkpt instruction.

**Operation** Perform an extended call to the address contained in the word at address 0000 0050 in page 0 of the current ring.


- Notes**
1. The following PSW flags are set to 0:  
C, AIV, ADZ, SC, SIV, SDZ, OV, UN, FDZ, RO, and FRL
  2. Because the length of the bkpt instruction is one halfword, it can replace any instruction in the CONVEX C Series architecture.
  3. The X field is unused.

## Branch unconditionally or on PSW bit

**Purpose** To perform a short program counter (PC) relative branch, either unconditionally or conditionally.

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
br		ST	7100	01110001	None	Branch always
bri.f		ST	7200	01110001	None	Branch on ION false See Note 5
bri.t		ST	7300	01110001	None	Branch on ION true See Note 5
bra.f		ST	7400	01110001	None	Branch on C false
bra.t		ST	7500	01110001	None	Branch on address carry true
brs.f		ST	7600	01110001	None	Branch on scalar carry false
brs.t		ST	7700	01110001	None	Branch on scalar carry true

**Description** If the branch is unconditional, or the specified condition (ION, C, or SC) is the value specified (true or false), the sum of twice the sign-extended 8-bit displacement operand and the contents of the PC (which still contains the address of the branch instruction) replace the PC. If the specified condition is not the specified value, then the next sequential instruction is executed.

**Operation**

```
if (condition == true) {
    PC = PC_of_branch + 2 * sign-extended_displacement; }
```

## Notes

- 
1. These instructions are used for short PC relative branches. All branches are restricted to the current ring.
  2. Additional instructions exist to jump to any arbitrary instruction. Refer to the `jmp` instruction.
  3. The range of the branch instruction is +127 to -128 halfwords (+254 to -256 bytes).
  4. The displacement value is calculated automatically from the relative location of a referenced label when the object code is generated from a higher level language.
  5. The `bri . {t|f}` instructions should not be used with the multiprocessing C Series CPUs. The ION flag is asynchronous to the processor. Refer to the notes for the `dsi` and `eni` instructions.


# call *effa*

## Call a subroutine—long call

**Purpose** To call a subroutine, creating a long call frame

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
call <i>effa</i>	ST		2000	00100000	See note 1	Call a subroutine, long frame

**Description** This instruction pushes a description of the current stack frame onto the stack and then creates a new stack frame. The long call saves all A and S registers except A0 and S0. The frame length (FRL) bits in the saved processor status word (PSW) indicate the frame size created in order that the stack can be “unwound” correctly.

A0 and A7 both reference the new top of stack; no other registers are changed. The effective address of the call instruction replaces the value of the program counter (PC).

The trap-enable bits of the PSW propagate from the caller to the callee. If the caller has floating-point overflow traps enabled, the callee also has floating-point traps enabled. The status bits of the callee’s PSW are cleared to 0.

## Operation

---

```

PSW[FRL] = 10;      /* long frame */
push(S1); push(S2); push(S3); push(S4); push(S5);
push(S6); push(S7); push(A1); push(A2); push(A3);
push(A4); push(A5); push(A6); push(A7); push(PSW);
push(next_instruction_address);
PSW[FRL] = 0; PSW[C] = 0; PSW[SC] = 0; PSW[AIV] = 0;
PSW[ADZ] = 0; PSW[UN] = 0; PSW[OV] = 0; PSW[FDZ] = 0;
PSW[RO] = 0; PSW[SIV] = 0;
PSW[SDZ] = 0; PSW[FIN] = 0;
SP = SP - 92;
A7 = A0;
PC = effa;

```

---

## Notes

1. The following PSW flags are set to 0:  
C, SC, AIV, ADZ, FRL, UN, OV, FDZ, RO, SIV, SDZ, and FIN
2. In typical usage, a subroutine such as `sub.w #N, SP` creates a local area for variables.
3. Software convention dictates that argument references usually be positive displacements from the argument pointer.
4. Software convention dictates that register S0 typically holds return values of functions.
5. The frame length bits, PSW (FRL), are always cleared to 0. To determine the type of frame created on the stack, the FRL bits in the saved frame must be examined (the PSW is a constant distance from the top of stack).
6. The `call` instruction is restricted to be within the current ring. That is, if the current ring is 4, the most significant bit of the effective address is ignored. Otherwise, the most significant 3 bits of the effective address are ignored.
7. Before the PSW is pushed on the stack, all existing concurrent processing is completed. This ensures that all exception condition flags accurately reflect the state of the CPU.
8. The X field is unused.


# callq *effa*

## Push PC and jump—quick call

**Purpose** To push the program counter (PC) onto the stack and jump

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
callq <i>effa</i>		ST	2200	00100010	None	Push the PC and jump

**Description** The address of the instruction immediately following this one is pushed onto the stack. The effective address replaces the contents of the PC.

**Operation** `push (next_instruction_address);`  
`PC = effa;`

- Notes**
1. This instruction is a fast subroutine call for use when the current address context need not be altered. The `rtnq` instruction is a return from a routine invoked with the `callq` instruction.
  2. The `callq` instruction is restricted to be within the current ring. That is, if the current ring is 4, the most significant bit of the effective address is ignored. Otherwise, the most significant 3 bits of the effective address are ignored.
  3. The X field is unused.



# calls *effa*

## Call a subroutine—short call

**Purpose** To call a subroutine, creating a short call frame

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
calls <i>effa</i>	ST	2100	00100001		See note 1	Call a subroutine, short frame

**Description** This instruction pushes a description of the current stack frame onto the stack and then creates a new stack frame. The short call saves only registers A6 and A7 (the frame and argument pointers). The frame length (FRL) bits in the saved processor status word (PSW) indicate the frame size created in order that the stack can be “unwound” correctly.

A0 and A7 both reference the new top of stack. No other registers are changed. The effective address of the call instruction replaces the value of the program counter (PC).

The trap-enable bits of the PSW propagate from the caller to the callee. If the caller has floating-point overflow traps enabled, the callee also has floating-point traps enabled. The status bits of the callee’s PSW are cleared to 0.

**Operation**

```
PSW[FRL] = 11; /* short frame */
push (A6) ; push (A7) ; push (PSW) ;
push (next_instruction_address) ;
PSW[FRL] = 0; PSW[C] = 0; PSW[SC] = 0; PSW[AIV] = 0;
PSW[ADZ] = 0; PSW[UN] = 0; PSW[OV] = 0; PSW[FDZ] = 0;
PSW[RO] = 0; PSW[SIV] = 0; PSW[SDZ] = 0; PSW[FIN] = 0;
A0 = A0 - 16; A7 = A0;
PC = effa;
```

## calls *effa*

### Notes


- 
1. The following PSW bits are set to 0:  
C, SC, AIV, ADZ, FRL, UN, OV, FDZ, RO, SIV, SDZ, and FIN
  2. In typical usage, a subroutine such as `sub.w #N, SP` creates a local area for variables.
  3. Software convention dictates that argument references usually be positive displacements from the argument pointer.
  4. Software convention dictates that `S0` typically holds return values of functions.
  5. The frame length bits, PSW (FRL), are always cleared to 0. To determine the type of frame created on the stack, the FRL bits in the saved frame must be examined (the PSW is a constant distance from the top of stack).
  6. The `calls` instruction is restricted to be within the current ring. That is, if the current ring is 4, the most significant bit of the effective address is ignored. Otherwise, the most significant 3 bits of the effective address are ignored.
  7. Before the PSW is pushed on the stack, all existing concurrent processing is completed. This ensures that all exception condition flags accurately reflect the state of the CPU.
  8. The X field is unused.

## Compare and swap word (resource with memory)

**Purpose** To compare and swap a word between a resource structure and a memory location

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
casr		ST	7DE0	0111110111100	C,SC	Compare and swap

**Description** A word is atomically compared and swapped between a match value in memory and a target resource structure.

If C is returned as 1 and SC is returned as 1, the operation was successful, the contents of the replace value is placed in the target resource structure, and the target resource structure is unlocked.

If C is returned as 1 and SC is returned as 0, the match failed, the current contents of the target resource structure is returned, and the target resource structure is unlocked.

If C is returned as 0, the target resource structure was in transition and was unable to be locked.

Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 7, "Process structures," for more information about resource structures.

## casr

### Operation

---

```
msync;
if (tas(a1.lock)) {
    C = 1; /* tas successful */
    temp1 = c(a1.data); /* a1 points to resource
                        data structure */
    temp2 = c(a2); /* a2 points to match value */
    temp3 = c(a3); /* a3 points to replace value */
    if (temp1 == temp2) { /* if match */
        c(a1.data) = temp3; /* set data to replace value */
        SC = 1; /* store occurred */ }
    else {
        c(a2) = temp1; /* current resource data */
        SC = 0; /* store aborted */ }
    msync;
    tac(a1.lock); /* release the resource */ }
else {
    C = 0; /* tas failed */
    SC = 0; /* store aborted */ }
```

### Notes

- 
1. This instruction is atomic.
  2. The lock at (a1.lock) also protects (a2) and (a3)
  3. Address carry (C) is the tas success status, not the carry-out, of the casr operation.
  4. Scalar carry (SC) is the store/abort status, not the carry-out, of the casr operation.
  5. Purge the data cache.
  6. The X field is unused.


# cfork

## Clear a fork

Purpose To clear a fork

Application C200/C3200, C3400, C3800 Series CPUs

Format



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
cfork		ST	7C88	0111110010	C	Clear a fork

Description Clear the hardware communication fork event registers of any outstanding forks in the current CIR. If no fork was outstanding, returns C = 0, otherwise, if a fork was cleared, returns C = 1.

Operation

```
if (C = rcv(forkposted)) { /* C = 1 if rcv() succeeds */
    rcv(forklck); }
```

- Notes
1. The cfork instruction should not be used with the spawn instruction. The cfork instruction should only be used to clear a fork that was posted using a pfork instruction.
  2. The X field is unused.


# cos.{s|d} Sk

Cosine (scalar)

**Purpose** To compute the trigonometric cosine of the contents of a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
cos.s Sk		ST	7CE0	0111110011100	RO,FIN, IEC	Cosine of a single-precision number
cos.d Sk		ST	7CE8	0111110011101	RO,FIN, IEC	Cosine of a double-precision number

**Description** The cosine of the contents of Sk replaces the contents of Sk.

**Operation**  $Sk = \cos (Sk) ;$

**Exceptions** s|d Reserved operand  
Floating intrinsic error

- Notes**
1. The input operand is interpreted as an angle in radians.
  2. Intrinsic traps go through the same trap handler as other arithmetic traps (PSW (RO), PSW (FDZ), PSW (UN), etc.). If PSW (FUE) and/or PSW (FE) are set and intrinsic traps, PSW (INE), are cleared, these bits must be examined to determine the type of the current trap.
  3. When PSW (FIN) is set, the PSW (IEC) bits contain a code that specifies the type of error encountered by the intrinsic instruction. Refer to the *CONVEX Architecture Reference Manual (C Series)*, "Processor status word" section in Chapter 3, "General registers," for more information on the PSW (IEC) error codes and arithmetic trap conditions.


# cprs.{t|f} Vj,Vk

## Compress register (vector)

**Purpose** To compress a vector using the vector merge (VM) register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
cprs.f Vj,Vk	ST		6380	0110001110	None	Compress a vector (IVM)
cprs.t Vj,Vk	ST		63C0	0110001111	None	Compress a vector (VM)

**Description** For **.t**—The contents of the *next unused* element of vector register Vk are replaced by the next element in Vj, if the corresponding VM bit is 1.

For **.f**—The contents of the *next unused* element of vector register Vk are replaced by the next element in Vj, if the corresponding VM bit is 0.

**Operation**

```

a = 0;
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (b = 0; b < VL; b++) {
      if (VM<b> == 1) { /* if VM<b> is TRUE */
        Vk[a] = Vj[b];
        a = a + 1; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (b = 0; b < VL; b++) {
      if (VM<b> == 0) { /* if VM<b> is FALSE */
        Vk[a] = Vj[b];
        a = a + 1; } } /* end of for loop */
    break; } /* end of switch */

```

**Note** The plc VM instruction calculates the new length of Vk.



# ctrsg

## CPU timer synchronize (global)

**Purpose** To update the CPU timer registers in the entire complex to the current time

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



	Mnemonic	Space	Hex	Binary	PSW	Description
<b>Op code</b>	ctrsg	E0	7C38	0111110000111	None	Move scalar to CPU timer

**Description** The CPU timer registers are usually only updated by hardware on ring crossings and process creation or termination. This instruction causes the CPU timer registers on all CPUs in the complex to be updated immediately.

**Operation**

```
for (i = 0; i maxcpuid; i++) {
    CIR.cpu_execution_clock[PC,i] += accrued_time; }
```

**Exceptions** Ring violation (privileged instruction)

**Note** The X field is unused.


# cvt{b|h|w} Aj,Ak

## Convert integer in address register

**Purpose** To convert the integer contents of an address register to an integer of different precision

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
cvtw.b	Aj,Ak	ST	4000	0100000000	AIV Convert word to byte
cvtw.h	Aj,Ak	ST	4040	0100000001	AIV Convert word to halfword
cvtb.w	Aj,Ak	ST	4080	0100000010	None Convert byte to word
cvth.w	Aj,Ak	ST	40C0	0100000011	None Convert halfword to word

**Description**

The converted, possibly sign-extended, contents of the address register Aj replace the contents of Ak. Conversions to smaller data sizes can cause an overflow exception.

**Operation**

Ak = Convert (Aj); /\* according to the op code \*/

**Exceptions**

b|h Integer overflow

**Notes**

1. Implement halfword-to-byte conversions by using cvth.w followed by cvtw.b. Implement byte-to-halfword conversions with cvtb.w followed by cvtw.h.
2. Specify unsigned conversions using logical and instructions.



# cvt{b|h|w|l}.{s|d} Sj,Sk

## Convert scalar register

**Purpose** To convert the contents of one scalar register to a value of different precision or type

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
cvtw.s Sj,Sk	ST	4200	0100001000	None	Convert word to single float
cvts.w Sj,Sk	ST	4240	0100001001	RO,SIV	Convert single float to word
cvt.d.s Sj,Sk	ST	4280	0100001010	RO,SIV, OV,UN	Convert double float to single float
cvts.d Sj,Sk	ST	42C0	0100001011	RO,SIV	Convert single float to double float
cvtw.b Sj,Sk	ST	4100	0100000100	SIV	Convert word to byte
cvtw.h Sj,Sk	ST	4140	0100000101	SIV	Convert word to halfword
cvtb.w Sj,Sk	ST	4180	0100000110	None	Convert byte to word
cvth.w Sj,Sk	ST	41C0	0100000111	None	Convert halfword to word
cvts.l Sj,Sk	ST	4300	0100001100	RO,SIV	Convert single float to longword
cvt.d.l Sj,Sk	ST	4340	0100001101	RO,SIV	Convert double float to longword
cvt.l.s Sj,Sk	ST	4380	0100001110	None	Convert longword to single float
cvt.l.d Sj,Sk	ST	43C0	0100001111	None	Convert longword to double float
cvt.l.w Sj,Sk	ST	4500	0100010100	SIV	Convert longword to word
cvtw.l Sj,Sk	ST	4540	0100010101	None	Convert word to longword
cvtw.d Sj,Sk	E0	4500	0100010100	None	Convert word to double float
cvt.d.w Sj,Sk	E0	4540	0100010101	RO,SIV	Convert double float to word

**Description**

The converted contents of the scalar register Sj replace the contents of Sk. Conversions to smaller data sizes can cause an underflow or overflow exception. Conversions from floating-point representation to integer use truncation (rounding toward 0).

**Operation**

Sk = Convert (Sj) ; /\* according to the op code \*/

Exceptions

---

$b h w l$	Integer overflow
$s d$	Exponent overflow Exponent underflow Reserved operand

---

Notes

1. Implement halfword-to-byte conversions by using  $cvt.h.w$  followed by  $cvt.w.b$ . Implement byte-to-halfword conversions with  $cvt.b.w$  followed by  $cvt.w.h$ .
2. Specify unsigned integer conversions using logical and instructions.
3. Convert instructions modify only the bits of the specified precision of the destination operand; all other bits are unchanged.
4. If an input operand is a floating-point reserved operand, the destination register  $S_k$  is overwritten and the PSW (RO) flag is set to 1. On C3400 Series CPUs, the SIV flag is also set to 1.
5. Truncation from float to fixed follows the FORTRAN standard:
  - -5.9 is truncated to -5.
  - 5.9 is truncated to 5.
6. Conversion from integer to floating-point types is performed thus:
  - The fixed-point number is normalized.
  - The most significant 24 bits (for single) or the most significant 53 bits (for double) of the normalized fixed-point number become the fraction of the result. If there are any lesser significant bits of the normalized fixed-point number that cannot be contained in the fraction, round the fraction based on these lesser significant bits.
  - Conversion from double float to single float ( $cvt.d.s$ ) can cause underflow. If the exponent of the double precision input operand is smaller than the minimum range of single precision, then an underflow is indicated. The result returned is true zero.
7. For C100 Series CPUs only, execution of the  $cvt.w.d S_j, S_k$  and  $cvt.d.w S_j, S_k$  instructions results in an unimplemented instruction trap.



# cvt{b|h|w|l}.{s|d} Vj,Vk

## Convert vector register

**Purpose** To convert the contents of one vector register to a value of different precision or type

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
cvtw.s Vj,Vk	ST	7900	0111100100	None	Convert word to single float
cvts.w Vj,Vk	ST	7940	0111100101	RO,SIV	Convert single float to word
cvt.d.s Vj,Vk	ST	6000	0110000000	RO,SIV, OV,UN	Convert double float to single float
cvts.d Vj,Vk	ST	6040	0110000001	RO,SIV	Convert single float to double float
cvtw.b Vj,Vk	E0	4000	0100000000	SIV	Convert word to byte
cvtw.h Vj,Vk	E0	4040	0100000001	SIV	Convert word to halfword
cvtb.w Vj,Vk	E0	4080	0100000010	None	Convert byte to word
cvth.w Vj,Vk	E0	40C0	0100000011	None	Convert halfword to word
cvts.l Vj,Vk	E0	4200	0100001000	RO,SIV	Convert single float to longword
cvt.d.l Vj,Vk	ST	60C0	0110000011	RO,SIV	Convert double float to longword
cvt.l.s Vj,Vk	E0	4280	0100001010	None	Convert longword to single float
cvt.l.d Vj,Vk	ST	6080	0110000010	None	Convert longword to double float
cvt.l.w Vj,Vk	ST	79C0	0111100110	SIV	Convert longword to word
cvtw.l Vj,Vk	ST	7980	0111100111	None	Convert word to longword
cvtw.d Vj,Vk	E0	42C0	0100001011	None	Convert word to double float
cvt.d.w Vj,Vk	E0	4240	0100001001	RO,SIV	Convert double to word float

**Description**

The converted, possibly sign-extended, contents of the vector register Vj replace the contents of Vk. Conversions to smaller data sizes can cause an underflow and overflow exception. Conversions from floating-point representation to integer use truncation (rounding towards 0).

Operation

```
for (a = 0; a < VL; a++) {
    Vk[a] = Convert(Vj[a]); } /* according to the op code */
```

Exceptions

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

Notes

1. Implement halfword-to-byte conversions by using `cvt.h.w` followed by `cvt.w.b`; implement byte-to-halfword conversions with `cvt.b.w` followed by `cvt.w.h`.
2. Specify unsigned conversions using logical and instructions.
3. Convert instructions modify only the bits of the specified precision of the destination operand; all other bits are unchanged.
4. If an input operand is a floating-point reserved operand, the PSW (RO) flag is set to 1. On C3400 Series CPUs, the PSW (SIV) flag is also set to 1.
5. Truncation from float to fix follows the following FORTRAN standard:
  - -5.9 is truncated to -5.
  - 5.9 is truncated to 5.
6. Conversion from integer to floating-point types is performed thus:
  - The fixed-point number is normalized.
  - In the event that the integer has more bits of significance than the mantissa size of the float output, rounding of the floating-point output value to the closest representable value (round to even in case of a tie) will occur.



# cvt{b|h|w|l}.{s|d}.{t|f} Vj,Vk

## Convert vector register (masked)

**Purpose** To convert the contents of one vector register to a value of different precision or type under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
cvtw.s.t Vj,Vk	E1	7900	0111100100	None	Convert word to single (VM)
cvtw.s.f Vj,Vk	E0	7900	0111100100	None	Convert word to single (IVM)
cvts.w.t Vj,Vk	E1	7940	0111100101	RO,SIV	Convert single to word (VM)
cvts.w.f Vj,Vk	E0	7940	0111100101	RO,SIV	Convert single to word (IVM)
cvt.d.s.t Vj,Vk	E1	6000	0110000000	RO,SIV, OV,UN	Convert double to single (VM)
cvt.d.s.f Vj,Vk	E0	6000	0110000000	RO,SIV, OV,UN	Convert double to single (IVM)
cvts.d.t Vj,Vk	E1	6040	0110000001	RO,SIV	Convert single to double (VM)
cvts.d.f Vj,Vk	E0	6040	0110000001	RO,SIV	Convert single to double (IVM)
cvtw.b.t Vj,Vk	E1	4100	0100000100	SIV	Convert word to byte (VM)
cvtw.b.f Vj,Vk	E0	4100	0100000100	SIV	Convert word to byte (IVM)
cvtw.h.t Vj,Vk	E1	4140	0100000101	SIV	Convert word to halfword (VM)
cvtw.h.f Vj,Vk	E0	4140	0100000101	SIV	Convert word to halfword (IVM)
cvtb.w.t Vj,Vk	E1	4180	0100000110	None	Convert byte to word (VM)
cvtb.w.f Vj,Vk	E0	4180	0100000110	None	Convert byte to word (IVM)
cvth.w.t Vj,Vk	E1	41C0	0100000111	None	Convert halfword to word (VM)
cvth.w.f Vj,Vk	E0	41C0	0100000111	None	Convert halfword to word (IVM)
cvts.l.t Vj,Vk	E1	4300	0100001100	RO,SIV	Convert single to longword (VM)
cvts.l.f Vj,Vk	E0	4300	0100001100	RO,SIV	Convert single to longword (IVM)
cvt.d.l.t Vj,Vk	E1	60C0	0110000011	RO,SIV	Convert double to longword (VM)
cvt.d.l.f Vj,Vk	E0	60C0	0110000011	RO,SIV	Convert double to longword (IVM)
cvt.l.s.t Vj,Vk	E1	4380	0100001110	None	Convert longword to single (VM)

cvt{b|h|w|l}.{s|d}.{t|f} Vj,Vk

cvtl.s.f Vj,Vk	E0	4380	0100001110	None	Convert longword to single (IVM)
cvtl.d.t Vj,Vk	E1	6080	0110000010	None	Convert longword to double (VM)
cvtl.d.f Vj,Vk	E0	6080	0110000010	None	Convert longword to double (IVM)
cvtl.w.t Vj,Vk	E1	79C0	0111100110	SIV	Convert longword to word (VM)
cvtl.w.f Vj,Vk	E0	79C0	0111100110	SIV	Convert longword to word (IVM)
cvtw.l.t Vj,Vk	E1	7980	0111100111	None	Convert word to longword (VM)
cvtw.l.f Vj,Vk	E0	7980	0111100111	None	Convert word to longword (IVM)
cvtw.d.t Vj,Vk	E1	43C0	0100001111	None	Convert word to double (VM)
cvtw.d.f Vj,Vk	E0	43C0	0100001111	None	Convert word to double (IVM)
cvtw.w.t Vj,Vk	E1	4340	0100001101	SIV	Convert double to word (VM)
cvtw.w.f Vj,Vk	E0	4340	0100001101	SIV	Convert double to word (IVM)

Description

The converted, possibly sign-extended, contents of the vector register Vj replace the contents of Vk, only if the corresponding vector merge (VM) bit is set (for .t) or clear (for .f).

Conversions to smaller data sizes can cause an underflow or overflow exception. Conversions from floating-point representation to integer use truncation (rounding toward 0) as the rounding algorithm.

Operation

```
switch (E) {          /* prefix bit<3> */
  case TRUE:         /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Convert (Vj[a]);
        /* according to the op code */ }
    } /* end of for loop */
    break; /* go to end of switch */
  case FALSE:       /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Convert (Vj[a]);
        /* according to the op code */ }
    } /* end of for loop */
    break; } /* end of switch */
```

Exceptions

b h w l	Integer overflow
s d	Exponent underflow Exponent overflow Reserved operand

## `cvt{b|h|w|l}.{s|d}.{t|f} Vj,Vk`

---

### Notes

1. Implement halfword-to-byte conversions by using `cvt.h.w` followed by `cvt.w.b`; implement byte-to-halfword conversions with `cvt.b.w` followed by `cvt.w.h`.
2. Specify unsigned conversions using logical and instructions.
3. Convert instructions modify only the bits of the specified precision of the destination operand; all other bits are unchanged.
4. If an input operand is a floating-point reserved operand, the PSW (RO) flag is set to 1. On C3400 Series CPUs, the PSW (SIV) flag is also set to 1.
5. Truncation from float to fix follows the following FORTRAN standard:
  - -5.9 is truncated to -5.
  - 5.9 is truncated to 5.
6. Conversion from integer to floating-point types is performed thus:
  - The fixed-point number is normalized.
  - In the event that the integer has more bits of significance than the mantissa size of the float output, rounding of the floating-point output value to the closest representable value (round to even in case of a tie) will occur.


# diag Ak

## Execute diagnostic microcode

**Purpose** To execute a desired sequence of nonstandard microcode

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
diag Ak	ST	7DC0	0111110111000	None	Execute nonstandard microcode sequence

**Description**

One of a set of privileged operations specified by address register Ak is invoked. An illegal op code trap occurs if the sub-op codes specified by Ak are not supported.

The contents of A5 are used as an address, if one is needed. S0 is the source or destination of data, if one is needed.

Table 13 lists the subcodes implemented on all C Series CPUs.

Table 14 lists the subcodes implemented on the C100 Series CPUs only.

Table 15 lists the subcodes implemented on multiprocessing C Series CPUs only.

Table 16 lists the subcodes implemented on the C3400 Series CPUs only.

**Operation**

Execute microcode sequence pointed to by the contents of Ak

**Exceptions**

Undefined op code  
Ring violation (privileged instruction [class=8, qualifier=0])

**Note**

This instruction is used by diagnostics to reference internal processor registers not accessible to the user program and is specific to each processor implementation.

## diag Ak

**Table 13**  
Subcodes  
implemented on  
all C Series CPUs

Ak	Operation
1	Disable logical cache (C100 Series) or data cache (C200 Series, C3400 Series, C3800 Series).
2	Enable logical cache (C100 Series) or data cache (C200 Series, C3400 Series, C3800 Series).
7	Pull hard error.
11	Store SDR(0-7) at (A5).
12	Enable forced faults C100 Series—based on scan control. C200 Series, C3400 Series, C3800 Series—on all references.
13	Disable forced faults.
14	Flush physical cache (C100 Series) or purge data cache (C200 Series, C3400 Series, C3800 Series)
15	Store halfword at physical address.
16	Load halfword from physical address.
17	Enable halt from outer rings.
18	Disable halt from outer rings.
19	Enable diagnostic loop on halt.
20	Disable diagnostic loop on halt.
642	Read virtual, no ring check.
643	Write virtual, no ring check.

**Table 14**  
Subcodes  
implemented on  
C100 Series CPUs

Ak	Operation
5	Store address translation cache at (A5).
6	Load address translation cache from (A5).
640	Read scratch RAM.
641	Write scratch RAM.

**Table 15**  
Subcodes  
implemented on  
multiprocessing  
C Series CPUs

Ak	Operation
23	Force hits on data cache (disabled by subcode 1).
25	Store word at physical address.
26	Load word from physical address.
27	Enable forced faults on all but instruction fetches (accomplished via scan ring control on the C1 and C120 processors).
28	Write communication modified bit covered by virtual communication address in A5 with data in S0<63> (not implemented on C3400 Series and C3800 Series).
29	Read communication modified bit covered by virtual communication address in A5 into S0<63> (not implemented on C3400 Series and C3800 Series).
30	get . 1 longword from communication register at address register A5 into scalar register S0 with no protection checking.
31	put . 1 longword from scalar register S0 into communication register at address register A5 with no protection checking.
32	Clear hardware delta timer.
33	Update current ring/CPU/CIR execution timer.
34	Read the thread timer with no update based on the hardware delta timer. This subcode does not update TTR or CPU execution timer.

**Table 16**  
Subcodes  
implemented on  
C3400 Series CPUs

Ak	Operation
21	Clear performance monitor counters. <sup>1</sup>
22	Dump performance monitor counters to memory table starting at address in A5. <sup>1</sup>
24	Toggle performance monitor counters ON/OFF. <sup>1</sup>
28	Read and cache page 0 kernel contents.

<sup>1</sup> Note: If performance monitor microcode is not used, the performance monitor counter remains at zero.


# div.{h|w} #{n|N},Ak

## Divide register (address by immediate)



**Purpose** To divide the contents of an address register by an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



—OR—



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
div.h #n,Ak	ST	5E80	0101111010	AIV,ADZ	Divide short immediate address halfword
div.w #n,Ak	ST	5EC0	0101111011	AIV,ADZ	Divide short immediate address word
div.h #N,Ak	ST	1700	0001011110	AIV,ADZ	Divide immediate address halfword
div.w #N,Ak	ST	1780	0001011111	AIV,ADZ	Divide immediate address word

**Description**

The quotient of the contents of address register Ak, divided by either the short immediate operand (#n) or the sign-extended long immediate operand (#N, length indicated by L), replaces the contents of Ak.

**Operation**

$Ak = Ak / \text{Immediate};$

**Exceptions**

h | w                      Integer overflow  
                                  Integer divide-by-zero

## Notes

1. Integer overflow occurs if the largest negative number is divided by -1.
2. Integer divide-by-zero returns the original dividend.
3. Sign extension does not occur for the 3 bits of the short immediate form.


# div.{h|w|s} #N,Sk

## Divide register (scalar by immediate)

**Purpose** To divide the contents of a scalar register by an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	div.h #N,Sk	ST	1708	000101110	SIV,SDZ	Divide scalar/scalar integer halfword
	div.w #N,Sk	ST	1788	000101111	SIV,SDZ	Divide scalar/scalar integer word
	div.s #N,Sk	ST	1988	000110011	OV,UN,RO,FDZ	Divide scalar/scalar single float

**Description** The quotient of the contents of scalar register Sk, divided by the sign-extended long immediate operand (#N, length indicated by L), replaces the contents of Sk.

**Operation**  $Sk = Sk / \text{Immediate};$

**Exceptions**

h   w	Integer overflow Integer divide-by-zero
s	Exponent overflow Exponent underflow Reserved operand Floating divide-by-zero

**Notes**

1. Integer overflow occurs if the largest negative number is divided by -1.
2. Integer divide-by-zero returns the original dividend.


# div.{h|w} Aj,Ak

## Divide register (address by address)

**Purpose** To divide the contents of one address register by the contents of another address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
div.h Aj,Ak	ST	5E00	0101111000	AIV,ADZ	Divide address register halfword
div.w Aj,Ak	ST	5E40	0101111001	AIV,ADZ	Divide address register word

**Description**

The quotient of the contents of address register Ak divided by the contents of Aj replaces the contents of Ak.

**Operation**

$$Ak = Ak / Aj;$$

**Exceptions**

h | w                      Integer overflow  
                                  Address divide-by-zero

**Notes**

1. Integer overflow occurs if the largest negative number is divided by -1.
2. Address division by zero returns the original dividend.


# div.{b|h|w|l|s|d} Sj,Sk

Divide register (scalar by scalar)

**Purpose** To divide the contents of a scalar register by the contents of another scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	div.b Sj,Sk	ST	5F00	0101111100	SIV,SDZ	Divide scalar/scalar integer byte
	div.h Sj,Sk	ST	5F40	0101111101	SIV,SDZ	Divide scalar/scalar integer halfword
	div.w Sj,Sk	ST	5F80	0101111110	SIV,SDZ	Divide scalar/scalar integer word
	div.l Sj,Sk	ST	5FC0	0101111111	SIV,SDZ	Divide scalar/scalar integer longword
	div.s Sj,Sk	ST	5780	0101011110	OV,UN, RO,FDZ	Divide scalar/scalar single float
	div.d Sj,Sk	ST	57C0	0101011111	OV,UN, RO,FDZ	Divide scalar/scalar double float

**Description** The quotient of the contents of scalar register Sk divided by the contents of Sj replaces the contents of Sk.

**Operation**  $S_k = S_k / S_j;$

**Exceptions**

b h w l	Integer overflow Integer divide-by-zero
s d	Exponent overflow Exponent underflow Reserved operand Floating divide-by-zero

**Notes**

1. Integer overflow occurs if the largest negative number is divided by -1.
2. Integer divide-by-zero returns the original dividend. Floating point divide-by zero returns a reserved operand.



# div.{s|d} Si, Vj, Vk

## Reverse divide register (scalar by vector)

**Purpose** To divide a scalar by each element of a vector

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
div.s Si, Vj, Vk	E0	8400	1000010	OV, UN, RO, FDZ	Divide scalar/vector single float
div.d Si, Vj, Vk	E0	8600	1000011	OV, UN, RO, FDZ	Divide scalar/vector double float

**Description**

The contents of each of the first VL elements of vector register Vk are replaced by the evaluation of the contents of scalar register Si divided by the contents of the corresponding element of Vj.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Si / Vj[a]; }
```

**Exceptions**

Exponent overflow  
 Exponent underflow  
 Reserved operand  
 Floating divide-by-zero

**Note**

1. Floating point divide-by zero returns a reserved operand.


# div.{s|d}.{t|f} Si, Vj, Vk

## Reverse divide register (scalar by vector) (masked)

**Purpose** To divide a scalar by each element of a vector under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	div.s.t	Si, Vj, Vk	E1	8C00	1000110	OV, UN, RO, FDZ Divide scalar/vector single (VM)
	div.s.f	Si, Vj, Vk	E0	8C00	1000110	OV, UN, RO, FDZ Divide scalar/vector single (IVM)
	div.d.t	Si, Vj, Vk	E1	8E00	1000111	OV, UN, RO, FDZ Divide scalar/vector double (VM)
	div.d.f	Si, Vj, Vk	E0	8E00	1000111	OV, UN, RO, FDZ Divide scalar/vector double (IVM)

**Description** The contents of each of the first VL elements of vector register Vk are replaced by the evaluation of the contents of scalar register Si divided by the contents of the corresponding element of Vj, only if the corresponding VM bit is set (for .t) or clear (for .f).

**Operation**

```

switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Si / Vj[a]; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Si / Vj[a]; } } /* end of for loop */
    break; } /* end of switch */

```

## Exceptions

---

s   d	Exponent overflow
	Exponent underflow
	Reserved operand
	Floating divide-by-zero

---

## Note

Floating point divide-by zero returns a reserved operand.


# div.{b|h|w|l|s|d} Vi,Sj,Vk

Divide register (vector by scalar)

**Purpose** To divide the elements of a vector register by the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
div.b Vi,Sj,Vk	ST	F800	1111100	SIV,SDZ	Divide vector/scalar integer byte
div.h Vi,Sj,Vk	ST	FA00	1111101	SIV,SDZ	Divide vector/scalar integer halfword
div.w Vi,Sj,Vk	ST	FC00	1111110	SIV,SDZ	Divide vector/scalar integer word
div.l Vi,Sj,Vk	ST	FE00	1111111	SIV,SDZ	Divide vector/scalar integer longword
div.s Vi,Sj,Vk	ST	9C00	1001110	OV,UN,RO,FDZ	Divide vector/scalar single float
div.d Vi,Sj,Vk	ST	9E00	1001111	OV,UN,RO,FDZ	Divide vector/scalar double float

**Description**

The quotient of the contents of the corresponding element of Vi divided by the contents of scalar register Sj replaces the contents of each of the first VL elements of vector register Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] / Sj; }

```

**Exceptions**

b h w l	Integer overflow Integer divide-by-zero
s d	Exponent overflow Exponent underflow Reserved operand Floating divide-by-zero

Notes

1. Integer overflow occurs if the largest negative number is divided by -1.
2. Integer divide-by-zero returns the original dividend.  
Floating-point divide-by-zero returns a reserved operand.



# div.{b|h|w|l|s|d}.{t|f} Vi,Sj,Vk

Divide register (vector by scalar) (masked)

**Purpose** To divide a vector by a scalar under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
div.b.t Vi,Sj,Vk	E1	F800	1111100	SIV,SDZ	Divide vector/scalar byte (VM)
div.b.f Vi,Sj,Vk	E0	F800	1111100	SIV,SDZ	Divide vector/scalar byte (!VM)
div.h.t Vi,Sj,Vk	E1	FA00	1111101	SIV,SDZ	Divide vector/scalar halfword (VM)
div.h.f Vi,Sj,Vk	E0	FA00	1111101	SIV,SDZ	Divide vector/scalar halfword (!VM)
div.w.t Vi,Sj,Vk	E1	FC00	1111110	SIV,SDZ	Divide vector/scalar word (VM)
div.w.f Vi,Sj,Vk	E0	FC00	1111110	SIV,SDZ	Divide vector/scalar word (!VM)
div.l.t Vi,Sj,Vk	E1	FE00	1111111	SIV,SDZ	Divide vector/scalar longword (VM)
div.l.f Vi,Sj,Vk	E0	FE00	1111111	SIV,SDZ	Divide vector/scalar longword (!VM)
div.s.t Vi,Sj,Vk	E1	9C00	1001110	OV,UN,RO,FDZ	Divide vector/scalar single (VM)
div.s.f Vi,Sj,Vk	E1	9C00	1001110	OV,UN,RO,FDZ	Divide vector/scalar single (!VM)
div.d.t Vi,Sj,Vk	E0	9E00	1001111	OV,UN,RO,FDZ	Divide vector/scalar double (VM)
div.d.f Vi,Sj,Vk	E1	9E00	1001111	OV,UN,RO,FDZ	Divide vector/scalar double (!VM)

## Description

The contents of each of the first VL elements of vector register Vk are replaced by the quotient of the contents of the corresponding element of Vi divided by the contents of scalar register Sj, only if the corresponding VM bit is set (for .t) or clear (for .f).

## Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] / Sj; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] / Sj; } } /* end of for loop */
    break; } /* end of switch */
```

## Exceptions

b h w l	Integer overflow Integer divide-by-zero
s d	Exponent overflow Exponent underflow Reserved operand Floating divide-by-zero

## Notes

1. Integer overflow occurs if the largest negative number is divided by -1.
2. Integer divide-by-zero returns the original dividend.  
Floating-point divide-by-zero returns a reserved operand.


# div.{b|h|w|l|s|d} Vi, Vj, Vk

Divide register (vector by vector)

**Purpose** To divide the elements of two vector registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
div.b Vi, Vj, Vk	ST	F000	1111000	SIV,SDZ	Divide vector/vector integer byte
div.h Vi, Vj, Vk	ST	F200	1111001	SIV,SDZ	Divide vector/vector integer halfword
div.w Vi, Vj, Vk	ST	F400	1111010	SIV,SDZ	Divide vector/vector integer word
div.l Vi, Vj, Vk	ST	F600	1111011	SIV,SDZ	Divide vector/vector integer longword
div.s Vi, Vj, Vk	ST	9400	1001010	OV,UN,RO,FDZ	Divide vector/vector single float
div.d Vi, Vj, Vk	ST	9600	1001011	OV,UN,RO,FDZ	Divide vector/vector double float

**Description**

The quotient of the contents of the corresponding element of Vi divided by the contents of the corresponding element of Vj replaces the contents of each of the first VL elements of vector register Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] / Vj[a]; }
```

**Exceptions**

b h w l	Integer overflow Integer divide-by-zero
s d	Exponent overflow Exponent underflow Reserved operand Floating divide-by-zero

Notes

1. Integer overflow occurs if the largest negative number is divided by -1.
2. Integer divide-by-zero returns the original dividend.  
Floating-point divide-by-zero returns a reserved operand.

# div.{b|h|w|l|s|d}.{t|f} Vi, Vj, Vk

Divide register (vector by vector) (masked)


Purpose

To divide two vectors under control of the vector merge (VM) register

Application

C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
div.b.t	Vi, Vj, Vk	E1	F000	1111000	SIV,SDZ Divide byte vectors (VM)
div.b.f	Vi, Vj, Vk	E0	F000	1111000	SIV,SDZ Divide byte vectors (IVM)
div.h.t	Vi, Vj, Vk	E1	F200	1111001	SIV,SDZ Divide halfword vectors (VM)
div.h.f	Vi, Vj, Vk	E0	F200	1111001	SIV,SDZ Divide halfword vectors (IVM)
div.w.t	Vi, Vj, Vk	E1	F400	1111011	SIV,SDZ Divide word vectors (VM)
div.w.f	Vi, Vj, Vk	E0	F400	1111011	SIV,SDZ Divide word vectors (IVM)
div.l.t	Vi, Vj, Vk	E1	F600	1111011	SIV,SDZ Divide longword vectors (VM)
div.l.f	Vi, Vj, Vk	E0	F600	1111011	SIV,SDZ Divide longword vectors (IVM)
div.s.t	Vi, Vj, Vk	E1	9400	1001010	OV,UN, RO,FDZ Divide single vectors (VM)
div.s.f	Vi, Vj, Vk	E0	9400	1001010	OV,UN, RO,FDZ Divide single vectors (IVM)
div.d.t	Vi, Vj, Vk	E1	9600	1001011	OV,UN, RO,FDZ Divide double vectors (VM)
div.d.f	Vi, Vj, Vk	E0	9600	1001011	OV,UN, RO,FDZ Divide double vectors (IVM)

## Description

The contents of each of the first VL elements of vector register Vk are replaced by the quotient of the contents of the corresponding element of Vi divided by the contents of the corresponding element of Vj, only if the corresponding VM bit is set (for .t) or clear (for .f).

## Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] / Vj[a]; }
    } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] / Vj[a]; }
    } /* end of for loop */
    break; } /* end of switch */
```

## Exceptions

b h w l	Integer overflow Integer divide-by-zero
s d	Exponent overflow Exponent underflow Reserved operand Floating divide-by-zero

## Notes

1. Integer overflow occurs if the largest negative number is divided by -1.
2. Integer divide-by-zero returns the original dividend.  
Floating-point divide-by-zero returns a reserved operand.


# dsi

## Disable interrupts

Purpose To disable interrupts

Application C100, C200 /C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
dsi	ST	7D48	0111110101001	C	Disable interrupts; clear ION to 0

Description

The ION flag is atomically cleared to 0, and the previous state of ION is returned in carry (C). Interrupts are disabled when the ION flag is 0.

Operation

```
C = ION;
ION = 0;          /* dsi-effectively tac(ION) */
```

Exceptions

Ring violation (privileged instruction)

## Notes

1. This instruction is atomic.
2. The `jmp.i.f`, `jmp.i.t`, `bri.f`, and `bri.t` instructions test the value of ION. *Software should avoid using these instructions in the multiprocessing C Series CPUs due to the asynchronous nature of the interrupt system hardware.*
3. To ensure that the `dsi` instruction disables interrupts in the multiprocessing C Series CPUs, software should use the following code sequence:

```
foo:  dsi
      bra.f foo
```

This requires that software be aware of the state of ION. Software should not try to disable interrupts if it has already disabled them.

4. The ION flag enables or disables all CPUs virtual channel interrupts.
5. The ION flag is the global semaphore for all other interrupt hardware. It must be cleared to 0 via `dsi` before any interrupt hardware (local and global enables, interrupt mode, or target CPU) is modified.



# enag Sj,Sk

## Enable global interrupts

**Purpose** To enable or mask interrupts from being accepted by all CPUs in the complex

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



<b>Op code</b>	Mnemonic	Space	Hex	Binary	PSW	Description
	enag Sj,Sk	E0	4480	0100010000	None	Enable all global CPU interrupts

**Description** The current value of the global interrupt enable (GE) is returned in register Sk and the global interrupt enable is loaded with the value in Sj. If the bit in the register is 1, the interrupt channel is enabled. If it is 0, the channel is masked out.

**Operation**

```
Sk = Global_Interrupt_Enable;
Global_Interrupt_Enable = Sj;
```

**Exceptions** Ring violation (privileged instruction)

- Notes**
1. Interrupts must be disabled successfully before the execution of this instruction.
  2. Each bit in the global interrupt enable corresponds to a virtual channel to which the CPU responds. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 11, "Operating System interrupts," for details on the interrupt hardware.
  3. The global interrupt enable is used to control interrupt delivery for the entire complex.

# enal Sj,Sk

## Enable local interrupts

<b>Purpose</b>	To enable or mask interrupts from being accepted by the local CPU																																																																	
<b>Application</b>	C200/C3200, C3400, C3800 Series CPUs																																																																	
<b>Format</b>	<div style="border: 1px solid black; padding: 5px; margin-bottom: 10px;"> <table style="width: 100%; text-align: center; border-collapse: collapse;"> <tr> <td style="border: 1px solid black; width: 20px;">0</td><td style="border: 1px solid black; width: 20px;">1</td><td style="border: 1px solid black; width: 20px;">1</td><td style="border: 1px solid black; width: 20px;">1</td><td style="border: 1px solid black; width: 20px;">1</td><td style="border: 1px solid black; width: 20px;">1</td><td style="border: 1px solid black; width: 20px;">1</td><td style="border: 1px solid black; width: 20px;">0</td><td style="border: 1px solid black; width: 20px;">1</td><td style="border: 1px solid black; width: 20px;">1</td><td style="border: 1px solid black; width: 20px;">1</td><td style="border: 1px solid black; width: 20px;">1</td><td style="border: 1px solid black; width: 20px;">E</td><td style="border: 1px solid black; width: 20px;">0</td><td style="border: 1px solid black; width: 20px;">0</td><td style="border: 1px solid black; width: 20px;">0</td> </tr> <tr> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> </table> </div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 10px;"> <table style="width: 100%; text-align: center; border-collapse: collapse;"> <tr> <td style="width: 20px;"></td><td style="width: 20px;"></td><td style="width: 20px;"></td><td style="width: 20px;"></td><td colspan="4" style="width: 40px;">Op code</td><td style="width: 20px;"></td><td style="width: 20px;"></td><td style="width: 20px;"></td><td style="width: 20px;"></td><td colspan="2" style="width: 40px;">Sj</td><td colspan="2" style="width: 40px;">Sk</td><td style="width: 20px;"></td> </tr> <tr> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> </table> </div>	0	1	1	1	1	1	1	0	1	1	1	1	E	0	0	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					Op code								Sj		Sk			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	1	1	0	1	1	1	1	E	0	0	0																																																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																			
				Op code								Sj		Sk																																																				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																			
<b>Op code</b>	<table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Space</th> <th style="text-align: left;">Hex</th> <th style="text-align: left;">Binary</th> <th style="text-align: left;">PSW</th> <th style="text-align: left;">Description</th> </tr> </thead> <tbody> <tr> <td>enal Sj,Sk</td> <td>E0</td> <td>4400</td> <td>0100010000</td> <td>None</td> <td>Enable local CPU interrupt</td> </tr> </tbody> </table>	Mnemonic	Space	Hex	Binary	PSW	Description	enal Sj,Sk	E0	4400	0100010000	None	Enable local CPU interrupt																																																					
Mnemonic	Space	Hex	Binary	PSW	Description																																																													
enal Sj,Sk	E0	4400	0100010000	None	Enable local CPU interrupt																																																													
<b>Description</b>	The current value of the local CPU interrupt enable (LE) is returned in register Sk and the local CPU interrupt enable is loaded with the value in Sj. If the bit in the register is 1, the interrupt channel is enabled. If it is 0, the channel is masked out.																																																																	
<b>Operation</b>	<pre>Sk = Local_Interrupt_Enable; Local_Interrupt_Enable = Sj;</pre>																																																																	
<b>Exceptions</b>	Ring violation (privileged instruction)																																																																	
<b>Notes</b>	<ol style="list-style-type: none"> <li>1. Interrupts must be disabled successfully before the execution of this instruction.</li> <li>2. Each bit in the local interrupt enable corresponds to a virtual channel to which the CPU responds. Refer to the <i>CONVEX Architecture Reference Manual (C Series)</i>, Chapter 11, "Operating system interrupts," for details concerning the interrupt hardware.</li> <li>3. The local interrupt enable is used to control interrupt delivery for the local CPU.</li> </ol>																																																																	


# eni

## Enable interrupts

Purpose To enable interrupts

Application C100, C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
eni	ST	7D40	0111110101000	C	Enable interrupts; set ION to 1

Description

The ION flag is set to 1 and the previous state of ION is returned in carry (C). Interrupts are enabled when ION is 1.

Operation

```
C = ION;
ION = 1;          /* eni-effectively "tas(ION)" */
```

Exceptions

Ring violation (privileged instruction)

Notes

1. The `jmp.i.f`, `jmp.i.t`, `bri.f`, and `bri.t` instructions test the value of ION. *Software should avoid using these instructions in the multiprocessing C Series CPUs due to the asynchronous nature of the interrupt system hardware.*
2. The CPU always executes the next sequential instruction, even though interrupts may be pending when the `eni` instruction is encountered.
3. The ION flag enables or disables all CPUs' virtual channel interrupts.
4. The ION flag is the global semaphore for all other interrupt hardware. It must be cleared to 0 via `dsi` before any interrupt hardware (local and global enables, interrupt mode, or target CPU) is modified.



# eni\_idle Sk

## Enable interrupts and idle the CPU

**Purpose** To enable interrupts and attempt to accept a posted fork in the specified CIR. If one is not posted, idle the current CPU without deallocating the current thread.

**Application** C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
eni_idle Sk		E0	7C80	0111110010000	None	Enable interrupts and idle the CPU

**Description** The ION flag is set to 1 and the previous state of ION is returned in carry (C). Then, the idle instruction is executed.

**Operation**

```
C = ION;
ION = 1;
CIR = Sk;
Execute idle instruction;
```

**Exceptions** Ring violation (privileged instruction)

**Note** See also the eni and idle instructions.



# eni\_rtn

## Enable interrupts and return from subroutine

**Purpose** To enable interrupts and return from a subroutine

**Application** C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
eni_rtn	E0		7C88	0111110010001	All bits	Enable Interrupts and return from subroutine call

**Description** Interrupts are enabled, and an rtn instruction is performed.

**Operation** ION = 1;  
Execute an rtn instruction;

**Exceptions** Ring violation (privileged instruction)  
See also return (rtn)

**Notes**

1. See also the eni and the rtn instructions.
2. The PSW is loaded from the current stack frame.
3. The X field is unused.


# exit

## Error exit

**Purpose** To exit as a result of an error

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
exit		ST	0000	000000000	None	Error exit instruction

**Description** A system exception of code 0 is executed.

**Operation**

```

PSW[FRL] = 01;      /* push a long frame */
push (S1) ; push (S2) ; push (S3) ; push (S4) ; push (S5) ; push (S6) ;
push (S7) ; push (A1) ; push (A2) ; push (A3) ; push (A4) ; push (A5) ;
push (A6) ; push (A7) ; push (PSW) ;
push(next_instruction_address) ;
A5 = 0; Enter system exception handler;
    
```

- Notes**
1. The error exit instruction op code of 0 can detect transfers to data.
  2. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 12 "Operating system exceptions," for a description of system exceptions.
  3. The @ field is 0. Indirection never occurs for the error exit instruction.
  4. The X field is unused.


# exp.{s|d} Sk

Exponential

**Purpose** To compute  $e^{Sk}$ , where  $e$  is the base of natural logarithms.  $e = 2.718...$

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
exp.s	Sk	ST	7CB0	0111110000110	RO,FIN,IEC Exponent of a single float
exp.d	Sk	ST	7CB8	0111110000111	RO,FIN,IEC Exponent of a double float

**Description**

The value of  $e$  to the power of the contents of Sk replaces the contents of Sk.

**Operation**

$Sk = \exp(Sk) ;$

**Exceptions**

s | d                      Reserved operand  
Floating intrinsic error

**Notes**

1. Intrinsic traps go through the same trap handler as other arithmetic traps, (PSW (RO), PSW (FDZ), and PSW (UN)). If PSW (FUE) and/or PSW (FE) are set and the intrinsic traps, PSW (INE), are cleared, these flags must be examined to determine the type of the current trap.
2. When PSW (FIN) is set, the PSW (IEC) bits contain a code that specifies the type of error encountered by the intrinsic instruction.
3. Refer to the *CONVEX Architecture Reference Manual (C Series)*, "Processor status word" section in Chapter 3, "General registers," for more information on the PSW (IEC) error codes and arithmetic trap conditions.



# frint.{s|d} Sj,Sk

## Integerize floating scalar register

**Purpose** To integerize (remove the fractional part from) the contents of a scalar register, with the result being the same type (.s or .d) as the input.

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
frint.s Sj,Sk	E0	4700	0100011100	RO	Integerize float single scalar
frint.d Sj,Sk	E0	4740	0100011101	RO	Integerize float double scalar

**Description**

The integer portion of Sj replaces Sk.

**Operation**

```
switch (FLOAT_LENGTH) {
  case SINGLE: /* .s */
    Sk = aint(Sj); /*truncate from single float*/
    break;
  case DOUBLE: /* .d */
    Sk = dint(Sj); /*truncate from double float*/
    break; } /* end of switch */
```

**Exception**

s|d            Reserved operand

**Notes**

1. If the input is less than 1.0 and greater than -1.0, the result is 0.0.
2. If the input has no fractional part, the output is equal to the input.
3. Use the cvt instruction to convert from floating-to-integer type.



# frint.{s|d} Vj,Vk

## Integerize floating vector register

**Purpose** To integerize (remove the fractional part from) the contents of a floating point vector, with the result is being the same type (.s or .d) as the input.

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
frint.s Vj,Vk	E0		5880	0101100010	RO	Integerize float single vector
frint.d Vj,Vk	E0		58C0	0101100011	RO	Integerize float double vector

**Description** The integer portion of the contents of each of the first VL elements of vector register Vj replaces the corresponding elements of Vk.

**Operation**

```

switch (FLOAT_LENGTH) {
    case SINGLE: /* .s */
        Vk[a] = aint(Vj[a]); /*truncate from single float*/
        break;
    case DOUBLE: /* .d */
        Vk[a] = dint(Vj[a]); /*truncate from double float*/
        break; } /* end of switch */
    
```

**Exception** s|d Reserved operand

- Notes**
1. If the input is less than 1.0 and greater than -1.0, the result is 0.0.
  2. If the input has no fractional part, the output is equal to the input.
  3. Use the cvt instruction to convert from floating-to-integer type.

# frint.{s|d}.{t|f} Vj,Vk

## Integerize floating vector register (masked)


**Purpose**

To integerize (remove the fractional part from) the contents of a floating point vector under control of the vector merge (VM) register, with the result being the same type (.s or .d) as the input

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
frint.s.t Vj,Vk	E1	5980	0101100110	RO	Integerize single vector (VM)
frint.s.f Vj,Vk	E0	5980	0101100110	RO	Integerize single vector (IVM)
frint.d.t Vj,Vk	E1	59C0	0101100111	RO	Integerize double vector (VM)
frint.d.f Vj,Vk	E0	59C0	0101100111	RO	Integerize double vector (IVM)

## frint.{s|d}.{t|f} Vj,Vk

### Description

The integer portion of the contents of each of the first VL elements of vector register Vj replaces the corresponding elements of Vk, only if the corresponding VM bit is set (for .t) or clear (for .f).

### Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        switch (FLOAT_LENGTH) {
          case SINGLE: /* .s */
            Vk[a] = aint(Vj[a]);
            break;
          case DOUBLE: /* .d */
            Vk[a] = dint(Vj[a]);
            break;
        } /* end of switch */
      }
    } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        switch (FLOAT_LENGTH) {
          case SINGLE: /* .s */
            Vk[a] = aint(Vj[a]);
            break;
          case DOUBLE: /* .d */
            Vk[a] = dint(Vj[a]);
            break;
        } /* end of switch */
      }
    } /* end of for loop */
    break;} /* end of switch */
```

### Exceptions

s|d Reserved operand

### Notes

1. If the input is less than 1.0 and greater than -1.0, the result is 0.0.
2. If the input has no fractional part, the output is equal to the input.
3. Use the cvt instruction to convert from floating-to-integer type.




# get.w *Ceffa*,Ak

## Get register (communication as address)

**Purpose** To get the contents of a communication register into an address register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	get.w <i>Ceffa</i> ,Ak	E0	2A00	0010101000	CAT	Get communication as address

**Description** A word of data, bits <31..0>, is moved from c (*Ceffa*) to Ak. The lock bit, L (*Ceffa*), is not modified.

**Operation** Ak = c (*Ceffa*) <31..0>;

**Exception** Ring violation (invalid communication register address)

- Notes**
1. The @ and L fields are 0.
  2. The memory dual of this instruction is get r.w *effa*,Ak




# get.l *Ceffa*,Sk

## Get register (communication as scalar)

**Purpose** To get the contents of a communication register into a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	get.l <i>Ceffa</i> ,Sk	E0	3200	0011001000	CAT	Get communication as scalar

**Description** A longword of data is moved from c (*Ceffa*) to Sk. The lock bit, L (*Ceffa*), is not modified.

**Operation** Sk = c (*Ceffa*) ;

**Exceptions** Ring violation (invalid communication register address)

**Notes**

1. The @ and L fields are 0.
2. The memory dual of this instruction is get r.l *effa*,Sk




# getr.w *effa*,Ak

## Get register (resource to address)

**Purpose** To get the contents of a resource structure in memory into an address register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	getr.w <i>effa</i> ,Ak	E0	2200	0010001000	C	Get resource to address

**Description** A word of data, bits <31..0> of *c(effa . data)* is atomically moved from a resource structure to Ak. If C is returned as 0, the resource structure was in transition and was unable to be locked. If C is returned as 1, the operation was successful, and the resource structure is unlocked. *c(effa . data)* is not modified.

**Operation**

```

if (tas(effa.lock)) {
    Ak = c(effa.data)
    C = 1
    tac(effa.lock) }
else {
    C = 0 /* fail-structure in transition */
}

```

**Exception** Ring violation (invalid communication register address)

## getr.w *effa*,Ak

### Notes

- 
1. This instruction is atomic.
  2. The @ and L fields are 0.
  3. Address carry (C) is the success status, not the carry-out, of the get r operation.
  4. The communication register dual of this instruction is get . w *Ceffa*,Ak.




# getr.l *effa*,Sk

Get register (resource to scalar)

**Purpose** To get the contents of a resource structure in memory into a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



<b>Op code</b>	Mnemonic	Space	Hex	Binary	PSW	Description
	getr.l <i>effa</i> ,Sk	E0	2300	0010001100	SC	Get resource to scalar

**Description** A longword of data, *c(effa . data)* is atomically moved from a resource structure to Sk. If SC is returned as 0, the resource structure was in transition and was unable to be locked. If SC is returned as 1, the operation was successful, and the resource structure is unlocked. *c(effa . data)* is not modified.

**Operation**

```

if (tas(effa.lock)) {
    Sk = c(effa.data)
    SC = 1
    tac(effa.lock) }
else {
    SC = 0 /* fail-structure in transition */
}

```

**Exceptions** Ring violation (invalid communication register address)

## getr.l *effa*,Sk

### Notes

- 
1. This instruction is atomic.
  2. The @ and L fields are 0.
  3. Scalar carry (SC) is the success status, not the carry-out, of the getr operation.
  4. The communication register dual of this instruction is get . l  
*Ceffa*,Sk


# halt #N,Ak

Halt the CPU

**Purpose** To halt the central processing unit (CPU)

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
halt #N,Ak	ST	1000	000100000	None	Halt the CPU

**Description**

The sign-extended long immediate operand (#N, length indicated by L) replaces the contents of address register Ak. The CPU is halted. Further action is machine-implementation dependent.

**Operation**

Ak = Immediate;  
(halt CPU);

**Exception**

Ring violation (privileged instruction)

**Notes**

1. The @ field is 0.
2. This instruction is typically used for diagnostic and debugging purposes.


# idle Sk

## Idle the CPU

**Purpose** To attempt to accept a posted fork in the specified CIR. If one is not posted, idle the current CPU without deallocating the current thread.

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
idle Sk		ST	7C58	0111110001011	None	Idle the CPU

**Description** A search is begun for a posted fork in the CIR specified in Sk. If a posted fork exists, a new thread is allocated in the CIR, and the fork is taken directly. In other words, the instruction stream branches with a switch in CIR and TID. The CPU need not be idled.

If no fork exists in the specified CIR, the CPU is idled and forks are accepted from other CIRs. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 9, "Multiprocessor management," and Chapter 11, "Operating system interrupts," for information about the specific actions of an idle CPU.

## Operation

---

```

CIR = Sk;
if (rcv(threadcount)) {
    if (rcv(forkposted)) {
        switch (fork.type) {
            case PFORKED:
                (take fork in this CIR);
                ulk(forklck); /* clear fork */
                break;
            case SPAWNED:
                (take fork in this CIR);
                lck(forkposted); /* repost fork */
                break;
            case STOPPED:
                lck(forkposted); /* repost fork */
                lck(threadcount); /* ignore if (rcv()) */
                (idle the CPU);
                break;
        } /* end of switch */
    } else { /* no fork in CIR Sk */
        snd(threadcount);
        (idle the CPU);
    } /* end if rcv(forkposted) */
} else {
    (idle the CPU);
} /* end if rcv(threadcount) */

```

---

## Exception

Ring violation (privileged instruction)

---

## Notes

1. This instruction may be traced, that is, if TTC or TIT are set and the CPU attempts to go idle, an instruction trace trap will occur.
2. The current thread before the execution of the idle instruction is not deallocated in the current CIR before any CIR or TID change; software must deallocate this where necessary. The current thread is not deallocated in order to always keep the interrupt thread allocated.




# inc.w *Ceffa*,Ak

## Increment register (communication by address)

**Purpose** To increment a communication register by an address register and return the new value

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Description** A communication register is atomically incremented by Ak and its value is returned in Ak. Success or failure status is returned in carry (C). The hardware lock bit is considered a *valid* bit, that is, if the bit is 1, there is valid data to be incremented.

Op code	Mnemonic	Space	Hex	Binary	PSW	Description
inc.w <i>Ceffa</i> ,Ak	E0		2D00	0010110100	C,AIV,CAT	Increment communication/address

**Operation**

```

if (C = rcv (Ceffa, temp)) {
    /* C = 1 if rcv() succeeds */
    Ak = temp + Ak;
    /* temp was returned by the rcv() */
    snd (Ak, Ceffa); }
    
```

**Exceptions** Ring violation (invalid communication register address)  
Deadlock exception

Notes

1. This instruction is atomic.
2. The @ and L fields are 0.
3. Address carry (C) is the success status, not the carry-out, of the *inc.w Ceffa,Ak* operation. Ak is unchanged if the operation fails (C = 0).
4. The memory dual of this instruction is *incr.w effa,Ak*.




# inc.l *Ceffa*,Sk

## Increment register (communication by scalar)

**Purpose** To increment a communication register by a scalar register and return the new value

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	inc.l <i>Ceffa</i> ,Sk	E0	3500	0010110100	SC,SIV,CAT	Increment communication/scalar

**Description** A communication register is atomically incremented by Sk and its value is returned in Sk. Success or failure status is returned in the scalar carry (SC). The hardware lock bit is considered a *valid* bit, that is, if the bit is 1, there is valid data to be incremented.

**Operation**

```

if (SC = rcv (Ceffa, temp)) {
    /* SC = 1 if rcv() succeeds */
    Sk = temp + Sk;
    /* temp was returned by the rcv() */
    snd (Sk, Ceffa); }
    
```

**Exceptions** Ring violation (invalid communication register address)  
Deadlock exception

Notes

1. This instruction is atomic.
2. The @ and L fields are 0.
3. Scalar carry (SC) is the success status, not the carry-out, of the *inc.l Ceffa,Sk* operation. The scalar register Sk is unchanged if the operation fails (SC = 0).
4. The memory dual of this instruction is *incr.l effa,Sk*.


# incr.w *effa*,Ak

## Increment register (resource by address)

**Purpose** To increment the data field of a resource structure by an address register and return the new value

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
incr.w <i>effa</i> ,Ak	ST		2B00	0010101100	C,AIV	Increment resource structure data

**Description** The data word of a resource structure is atomically incremented by Ak and its value is returned in Ak. Success or failure status is returned in carry (C). The hardware lock bit is considered a *valid* bit, that is, if the bit is 1, there is valid data to be incremented.

**Operation**

```

msync;
if (tas(effa.lock)) {
    if (effa.valid == 0xFF) {
        c(effa.data) += Ak;
        Ak = c(effa.data);
        C = 1;
    } else {
        C = 0; /* fail-no valid data (uninitialized) */
    } /* end if effa.valid */
    msync;
    tac(effa.lock);
} else {
    C = 0; /* fail-structure in transition */
} /* end if tas() */

```

**Exception** Deadlock exception

Notes

1. This instruction is atomic.
2. The @ and L fields are 0.
3. Address carry (C) is the status, not the carry-out, of the *incr.w effa,Ak* operation. Ak is unchanged if the *incr* operation fails (C = 0).
4. The communication register dual of this instruction is *inc.w Ceffa, Ak*.


# incr.l *effa*,Sk

## Increment resource by a scalar

**Purpose** To increment the data field of a longword resource structure by a scalar register and return the new value

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
incr.l <i>effa</i> ,Sk		ST	2F00	0010111100	SC,SIV	Increment long resource structure

**Description** The data longword of a resource structure is atomically incremented by Ak and its value is returned in Ak. Success or failure status is returned in scalar carry (SC). The hardware lock bit is considered a *valid* bit, that is, if the bit is 1, there is valid data to be incremented.

**Operation**

```

msync;
if (tas(effa.lock)) {
    if (effa.valid == 0xFF) {
        c(effa.data) += Sk;
        Sk = c(effa.data);
        SC = 1; }
    else {
        SC = 0; /* fail - no valid data (uninitialized) */
    }
    /* end if effa.valid */
    msync;
    tac(effa.lock); }
else {
    SC = 0; /* fail - structure in transition */
}
/* end if tas() */

```

**Exception** Deadlock exception

Notes

1. This instruction is atomic.
2. The @ and L fields are 0.
3. Scalar carry (SC) is affected as described by the preceding operation pseudocode, that is, SC is the status, not the carry-out, of the *incr* operation. The scalar register Sk is unchanged if the *incr* operation fails (SC = 0).
4. The communication register dual of this instruction is *inc.l Ceffa, Sk*.


# jmp effa

Jump unconditionally or on PSW bits

**Purpose** To jump to an address conditionally or unconditionally

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
jmp effa	ST	0100	00000001	None	Jump always
jmp.i.f effa	ST	0200	00000010	None	Jump on ION false
jmp.i.t effa	ST	0300	00000011	None	Jump on ION true
jmp.a.f effa	ST	0400	00000100	None	Jump on address carry false
jmp.a.t effa	ST	0500	00000101	None	Jump on address carry true
jmp.s.f effa	ST	0600	00000110	None	Jump on scalar carry false
jmp.s.t effa	ST	0700	00000111	None	Jump on scalar carry true

**Description**

If the jump is unconditional, or the specified condition (ION, C, or SC) is the value specified (true or false), the instruction's effective address replaces the contents of the program counter (PC). If the specified condition is not the specified value, then the next sequential instruction is executed.

**Operation**

```
if (Op code_Cond) {
    PC = Effa; }
```

**Notes**

1. All jumps are restricted to be within the current ring. That is, if the current ring is 4, the most significant bit of the effective address is ignored. Otherwise, the most significant 3 bits of the effective address are ignored.
2. The jmp.i.{t|f} instructions should not be used in the multiprocessing C Series CPUs. The ION flag is asynchronous to the processor. Refer to the Notes sections of the dsi and eni instruction definitions.
3. The X field is unused.


# join

## Join all threads

**Purpose** To force all threads created by a process to join at a single execution point

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
join	ST	7CA0	0111110010100	None	Join all threads

**Description**

Any outstanding fork event in the hardware communication registers in the current CIR is marked "STOPPED". This signals idle CPUs that the process is joining and the fork should not be taken.

If the current thread is not the last thread to reach the `join` in the instruction stream, the CPU is relinquished. If the current thread is the last thread (all other threads have reached the `join` in the instruction stream), execution continues sequentially after the `join`.

Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 9, "Multiprocessor management," and Chapter 11, "Operating system interrupts," for information about the specific actions of an idle CPU.

**Operation**

```
msync;
fork.type = STOPPED;
if (!rcv(threadcount)) { /* loop until rcv() succeeds, */
    restart the instruction; /*accepting interrupts */ }
if (threadcount == 1) {
    cfork;
    snd(threadcount); }
else {
    enter the CPU idle loop; }
```

## join

### Notes

- 
1. Programs that mix usage of `join` and `wfork` must properly synchronize execution of these instructions to ensure `wfork` last thread termination deadlocks do not occur.
  2. This instruction may be traced, that is, if the trace thread concurrency bit, PSW (TTC) or thread initialization trap bit, PSW (TIT) is set, and the CPU becomes idle and attempts to take another fork, an instruction trace trap will occur.
  3. The X field is unused.




# lck Ceffa

## Lock communication register

**Purpose** To lock a communication register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	<i>lck effa</i>		E0	0010000000	C,CAT	Lock communication register

**Description** If the lock bit for the addressed communication register is set, the communication registers are not modified and "fail" status (C = 0) is returned. If the lock bit for the addressed communication register is cleared, the lock bit is set, and "success" status (C = 1) is returned.

**Operation**

```

if (L(Ceffa) == 0) {
    L(Ceffa) = 1;
    C = 1; }
else {
    C = 0; }
    
```

**Exceptions** Ring violation (invalid communication register address)  
Deadlock exception

**Notes**

1. This is an atomic instruction.
2. The @ and L fields are 0.
3. The X field is unused.


# ld.{h|w} #{n|N},Ak

## Load register (address with immediate)



**Purpose** To load an address register with an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



—OR—



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ld.h #n,Ak	ST	4480	0100010010	None	Load short immediate into Ak
ld.w #n,Ak	ST	44C0	0100010011	None	Load short immediate into Ak
ld.h #N,Ak	ST	1100	000100010	None	Load halfword immediate into Ak
ld.w #N,Ak	ST	1180	000100011	None	Load word immediate into Ak

**Description**

Either the short immediate operand (#n) or the sign-extended long immediate operand (#N, length indicated by L) replaces the contents of address register Ak.

Sign extension does not occur for the 3 bits of the short immediate form.

**Operation**

Ak = Immediate;


# ld.{w|s|l|d|u|du|dl|lu|ll} #N,Sk

Load register (scalar with immediate)

**Purpose** To load an immediate operand into a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ld.d #N,Sk	ST	1088	000100000	None	Load double float immediate upper 32 bits
ld.l #N,Sk	ST	1108	000100010	None	Load 32-bit immediate sign-extended to 64 bits
ld.w #N,Sk	ST	1188	000100011	None	Load a 32-bit immediate
ld.s #N,Sk	ST	1188	000100011	None	Load a single float immediate
ld.u #N,Sk	ST	1088	000100001	None	Load immediate, upper half
ld.du #N,Sk	ST	1088	000100001	None	Load 64-bit floating immediate, upper half
ld.dl #N,Sk	ST	1188	000100011	None	Load 64-bit floating immediate, lower half
ld.lu #N,Sk	ST	1088	000100001	None	Load 64-bit integer immediate, upper half
ld.ll #N,Sk	ST	1188	000100011	None	Load 64-bit integer immediate, lower half

## ld.{w|s||d|u|du|dl|lu||} #N,Sk

### Description

The sign-extended long immediate operand (#N, length indicated by L) replaces the contents of scalar register Sk.

### Operation

```
switch (IMMEDIATE_TYPE) {
    case TYPE_D: /* ld.d */
        Sk<63..32> = Immediate;
        Sk<31..0> = 0;
        break;
    case TYPE_L: /* ld.l */
        Sk<63..32> = Extended_Sign_of_Immediate;
        Sk<31..0> = Immediate;
        break;
    case TYPE_W: /* ld.w */
    case TYPE_S: /* ld.s */
    case TYPE_DL: /* ld.dl */
    case TYPE_LL: /* ld.ll */
        Sk<32..0> = Immediate;
        break;
    case TYPE_U: /* ld.u */
    case TYPE_DU: /* ld.du */
    case TYPE_LU: /* ld.lu */
        Sk<63..32> = Immediate;
        break; } /* end of switch */
```

### Notes

1. The ld.d #N, Sk will clear the lower half of Sk.
2. Load a full 64-bit value by performing a ld.d #N, Sk followed by a ld.w #N, Sk.
3. The forms using .du, .lu, .dl, and .ll are mnemonic for "double upper," "long upper," "double lower," and "long lower," respectively. Use them for loading 64-bit values.
4. The ld.s #N, Sk is syntactically synonymous to ld.w #N, Sk, as shown above.


# ld.w #N,VL

Load register (VL with immediate)

**Purpose** To load the vector length (VL) register with an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	ld.w #N,VL	ST	1800	000110000	None	Load VL with immediate

**Description** The sign-extended long immediate operand (#N, length indicated by L), range limited to [0..128], replaces the contents of the VL register.

**Operation**

```
if (Immediate >= 128) {
    VL = 128; }
else {
    if (Immediate <= 0) {
        VL = 0; }
    else {
        VL = Immediate; } }
```

**Notes**

1. The @ field is 0.
2. The X field is unused.


# ld.w #N,VS

## Load register (VS with immediate)

**Purpose** To load the vector stride (VS) register from an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
ld.w #N,VS		ST	1880	000110001	None	Load VS from an immediate

**Description** The sign-extended long immediate operand (#N, length indicated by L) replaces the contents of the 32-bit VS register.

**Operation** VS = Immediate;

- Notes**
1. The @ field is 1.
  2. The X field is unused.


# ld.{b|h|w} *effa*,Ak

## Load register (address with memory)

**Purpose** To load memory contents into an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ld.b <i>effa</i> ,Ak	ST	2800	00101000	None	Load address register byte
ld.h <i>effa</i> ,Ak	ST	2900	00101001	None	Load address register halfword
ld.w <i>effa</i> ,Ak	ST	2A00	00101010	None	Load address register word

**Description**

The operand referenced by the effective address replaces the contents of address register Ak.

**Operation**

$Ak = c(effa) ;$

**Note**

Byte operands replace only bits <7..0> of address register Ak. Halfword operands replace bits <15..0> of address register Ak.


# ld.{b|h|w|l|s|d} effa,Sk

Load register (scalar with memory)

**Purpose** To load memory contents into a scalar accumulator

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ld.b	effa,Sk	ST 3000	00110000	None	Load scalar byte
ld.h	effa,Sk	ST 3100	00110001	None	Load scalar halfword
ld.w	effa,Sk	ST 3200	00110010	None	Load scalar word
ld.l	effa,Sk	ST 3300	00110011	None	Load scalar longword
ld.s	effa,Sk	ST 3200	00110010	None	Load scalar single float
ld.d	effa,Sk	ST 3300	00110011	None	Load scalar double float

**Description**

The operand referenced by the effective address replaces the contents of scalar register Sk.

**Operation**

Sk = c (effa) ;

**Notes**

1. Byte operands replace only bits <7..0> of the specified S register. Halfword operands replace only bits <15..0> of the specified S register. Word operands replace only bits <31..0> of the specified S register.
2. The .s and .d forms rename the .w and .l forms, respectively, for convenience.


# ld.{b|h|w|l|s|d} *effa*,Vk

## Load register (vector with memory)

**Purpose** To load memory contents into a vector accumulator

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ld.b <i>effa</i> ,Vk	ST	3800	00111000	None	Load vector byte
ld.h <i>effa</i> ,Vk	ST	3900	00111001	None	Load vector halfword
ld.w <i>effa</i> ,Vk	ST	3A00	00111010	None	Load vector word
ld.l <i>effa</i> ,Vk	ST	3B00	00111011	None	Load vector longword
ld.s <i>effa</i> ,Vk	ST	3A00	00111010	None	Load vector single float
ld.d <i>effa</i> ,Vk	ST	3B00	00111011	None	Load vector double float

**Description**

VL elements of a vector stored in memory replace the first VL elements of the specified vector accumulator Vk. The effective address formed by evaluating the @, L, Aj, and address fields references the first element to be loaded. Successive elements come from addresses formed by incrementing this effective address by the contents of the vector stride (VS) register. The signed value contained in VS is the distance in bytes.

**Operation**

```
temp = effa;
for (a = 0; a < VL; a++) {
    Vk[a] = c(temp); /* according to type */
    temp = temp + VS; }

```

**Notes**

1. The .s and .d forms rename the .w and .l forms, respectively, for convenience.
2. If the absolute value of VS is nonzero, but less than the size of the elements being loaded, then results are unpredictable.




# ld.{b|h|w|l|s|d}.{t|f} effa,Vk

Load register (vector with memory) (masked)

**Purpose** To load a vector into a vector accumulator under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ld.b.t effa,Vk	E1	3800	00111000	None	Load vector byte (VM)
ld.b.f effa,Vk	E0	3800	00111000	None	Load vector byte (!VM)
ld.h.t effa,Vk	E1	3900	00111001	None	Load vector halfword (VM)
ld.h.f effa,Vk	E0	3900	00111001	None	Load vector halfword (!VM)
ld.w.t effa,Vk	E1	3A00	00111010	None	Load vector word (VM)
ld.w.f effa,Vk	E0	3A00	00111010	None	Load vector word (!VM)
ld.l.t effa,Vk	E1	3B00	00111011	None	Load vector longword (VM)
ld.l.f effa,Vk	E0	3B00	00111011	None	Load vector longword (!VM)
ld.s.t effa,Vk	E1	3A00	00111010	None	Load vector single float (VM)
ld.s.f effa,Vk	E0	3A00	00111010	None	Load vector single float (!VM)
ld.d.t effa,Vk	E1	3B00	00111011	None	Load vector double float (VM)
ld.d.f effa,Vk	E0	3B00	00111011	None	Load vector double float (!VM)

## Description

VL elements of a vector stored in memory replace the first VL elements of the specified vector accumulator Vk, if the corresponding VM bit is set (clear for .f). The effective address formed by evaluating the L, @, A<sub>j</sub>, and address fields references the first element to be loaded. Successive candidate elements come from addresses formed by incrementing this effective address by the contents of the vector stride register, VS. The VS signed value is the distance in bytes.

## Operation

```
temp = effa;
switch (E) {          /* prefix bit<3> */
  case TRUE:         /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = c(temp); /* according to type */ }
      temp = temp + VS; }
    break; /* go to end of switch */
  case FALSE:       /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = c(temp); /* according to type */ }
      temp = temp + VS; }
    break; } /* end of switch */
```

## Notes

1. The .s.{t|f} and .d.{t|f} forms rename the .w.{t|f} and .l.{t|f} forms for convenience.
2. If the absolute value of VS is nonzero, but less than the size of the elements being loaded, then results are unpredictable.


# ld.l *effa*, VLS

## Load registers (VS and VL)

**Purpose** To load the vector stride (VS) register and the vector length (VL) register from memory

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	ld.l <i>effa</i> , VLS	ST	0A00	00001010	None	Load VS and VL from memory

**Description**

The most significant 32 bits of the contents of the effective address replace the contents of the VS register.

The least significant 32 bits of the contents of the effective address replace the contents of the VL register, bracketed to the range [0..128].

**Operation**

VS = c (*effa*) <63..32>;  
 VL = c (*effa*) <31..0>;

**Note** The X field is unused.


# ld.x *effa*, VM

## Load register (VM)

**Purpose** To load the vector merge (VM) register from memory

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
ld.x <i>effa</i> , VM		ST	0B00	00001011	None	Load VM from memory

**Description** The 128 bits (16 bytes) beginning at the effective address replace the value of the VM register.

**Operation** VM = c (*effa*) <127..0> ;

- Notes**
1. VM bits <127..120> are loaded from the byte referenced by the effective address.
  2. VM bits <7..0> are loaded from the byte referenced by effective address plus 15.
  3. The X field is unused.




# ldb.{b|h|w|l|s|d} effa,Sk

## Load register (scalar with memory) (cache bypass)

**Purpose** To load memory contents into a scalar accumulator without modifying or accessing the data cache.

**Application** C200/C3200 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ldb.b effa,Sk	E0	0B00	00001011	None	Load bypass scalar byte
ldb.h effa,Sk	E0	0F00	00001111	None	Load bypass scalar halfword
ldb.w effa,Sk	E0	2C00	00101100	None	Load bypass scalar word
ldb.l effa,Sk	E0	3400	00110100	None	Load bypass scalar longword
ldb.s effa,Sk	E0	2C00	00101100	None	Load bypass scalar single float
ldb.d effa,Sk	E0	3400	00110100	None	Load bypass scalar double float

**Description**

The operand referenced by the effective address replaces the contents of scalar register Sk. The data cache is not affected.

**Operation**

Sk = c (effa) ;

Notes

1. Byte operands replace only bits <7..0> of the specified S register. Halfword operands replace only bits <15..0> of the specified S register. Word operands replace only bits <31..0> of the specified S register.
2. The .s and .d forms rename the .w and .l forms, respectively, for convenience.
3. No indirect addressing modes may be used with this instruction (field @ is 0).
4. The data cache (Dcache) is not affected; there is no cache update or invalidate.
5. On early revisions of the C200 Series CPUs, this instruction was considered a vector instruction, and therefore caused a vector valid trap to occur. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 12, "Operating system exceptions," for more information about the vector valid trap.




# ldcmr *effa*,Ak

## Load registers (communication with memory)

**Purpose** Load a specified set of communication registers from memory

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ldcmr <i>effa</i> ,Ak	E0	0600	00000110	None	Load communication registers

## Description

The communication register set index contained in Ak specifies a communication register set that is loaded from memory.

The communication register valid bits in memory are checked (except in C3800 Series CPUs), and if they are nonzero the associated communication register lock bit longwords and communication registers are loaded. The communication register modified bits (except in C3400 Series CPUs) are then zeroed. In C3800 Series CPUs these actions are unconditional.

The memory map that defines the exact format of the memory data is implementation-specific. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 5, "Logical (virtual) address space" and Chapter 6, "Communication registers" for details.

## Operation

---

```

/* For the CIR specified in Ak: */
if (ring 0 CMR valid bit == 1) { /* memory copy */
    Load hardware CMRs and lock bits;
    Load ring 0 CMRs and lock bits; }
if (ring 4 CMR valid bit == 1) { /* memory copy */
    Load ring 4 CMRs and lock bits; }
Ring 0 CMR modified bit = 0;
Ring 4 CMR modified bit = 0;

```

---

## Exception

Ring violation (privileged instruction)

---

## Notes

Prior to the communication registers in memory are the register set modified bit longword, and enough longword locations to hold the lock bits. A full longword contains 64 lock bits.


# Idea *effa*,Ak

## Load register (address with memory)

Purpose To load an address register with a calculated effective address

Application C100, C200/C3200, C3400, C3800 Series CPUs

Format



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
Idea <i>effa</i> ,Ak	ST	0900	00001001	None	Load effective address	

Description The value of the effective address determined by evaluating the @, L, Aj, and address fields replaces the contents of address register Ak.

Operation Ak = *effa* ;

Exception No ring violation occurs if the developed effective address references an inner ring, or if it is an invalid address. A ring violation is determined only if the developed effective address is actually used as a virtual address in a subsequent operation.

# Idea *effa*,Sk

## Load register (scalar with memory)




Purpose

To load a scalar register with a calculated effective address

Application

C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
Idea <i>effa</i> ,Sk	E0	0400	00000100	None	Load effective address/scalar

Description

The value of the effective address determined by evaluating the L, @, Aj, and address fields replaces the contents of the least significant word of scalar register Sk. The upper word of Sk is unaffected.

Operation

$Sk\langle 31..0 \rangle = effa;$

Exception

No ring violation occurs if the developed effective address references an inner ring, or if it is an invalid address. A ring violation is determined only if the developed effective address is actually used as a virtual address in a subsequent operation.


# ldkdr Ak

## Load kernel SDRs

**Purpose** To load values in all 8 segment descriptor registers (SDRs)

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
ldkdr Ak	ST		7C08	0111110000001	None	Load all 8 SDRs

**Description** Address register Ak contains the effective address of an 8-word table. The contents of this table replaces the SDRs, beginning with SDR0.

**Operation**  $SDR(0, 1, \dots, 7) = c(Ak)(0, 1, \dots, 7);$

**Exception** Ring violation (privileged instruction)

- Notes**
1. The data to be loaded into the ring 0 (kernel) SDRs of C100 Series CPUs must be both resident and word-aligned on a 32-bit boundary or a machine exception results. If the data to be loaded crosses a page boundary, a machine exception results.
  2. On C100 Series CPUs, the addressing environment must be physical; address translation must be disabled, or a machine exception results.
  3. Since the multiprocessing C Series CPUs always have address translation enabled, the only safe method to execute this instruction is to use the same SDR0 that is already loaded.
  4. After loading all 8 entries into SDR <0..7>, the C100 Series CPUs purge the ATU, logical, and instruction caches and enables logical address translation.
  5. After loading all 8 entries into SDR <0..7>, the multiprocessing C Series CPUs purge the ATU only.
  6. For C3400 Series CPUs there is no automatic purging. This must be done explicitly.


# ldpa Aj,Ak

## Load physical address

**Purpose** To convert a logical address to a physical address and return the result in an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
ldpa Aj,Ak		ST	4400	0100010000	C	Load a physical byte address into Ak

**Description** The contents of Aj are assumed to be a logical address that is translated to its equivalent physical address.

If the logical address is valid, the physical address replaces the contents of address register A5, and address carry (C) is cleared to 0. If the logical address is invalid, error information replaces the contents of A5, and C is set to 1. In either case, the physical address of the last page table entry (PTE) replaces the contents of Aj, and the PTE itself replaces the contents of Ak.

The error information placed in A5 is consistent with system exception conditions detailed in the *CONVEX Architecture Reference Manual (C Series)*, Chapter 12, "Operating system exceptions."

## ldpa Aj,Ak

### Operation

---

```
/* The logical address in address register Aj
 * is converted into a physical address and replaces the
 * contents of Ak. The CPU validates the address in Aj in
 * the following sequence: */
```

```
    if (ring_maximization_violation(Aj)) {
        A5 = 0x00000801;
        Aj = 0;
        Ak = 0;
        C = 1;
        exit; }
    if (SDR[segment[Aj]].valid == 0) {
        A5 = 0x00000C04;
        Aj = 0;
        Ak = 0;
        C = 1;
        exit; }
    if (pte1[Aj].valid == 0) {
        A5 = 0x00000C05;
        Aj = phyaddr[pte1[Aj]];
        Ak = pte1[Aj];
        C = 1;
        exit; }
    if (pte1[Aj].resident == 0) {
        A5 = 0x00001000;
        Aj = phyaddr[pte1[Aj]];
        Ak = pte1[Aj];
        C = 1;
        exit; }
    if (pte2[Aj].valid == 0) {
        A5 = 0x00000C06;
        Aj = phyaddr[pte2[Aj]];
        Ak = pte2[Aj];
        C = 1;
        exit; }
```

```

/* Determine if the memory page is an UNSHARED
* page of a multiple-CPU processor: */

    if ( (pte2[Aj].LT == 1) && (CPU = C200) ) {
        if (pte2[Aj].resident == 0) {
            A5 = 0x00001002;
            Aj = phyaddr[pte2[Aj]];
            Ak = pte2[Aj];
            C = 1;
            exit; }
        if (pteT[Aj].valid) == 0) {
            A5 = 0x00000C08;
            Aj = phyaddr(pteT[Aj, TID]);
            Ak = pteT[Aj, TID];
            C = 1;
            exit; }
        if (pteT[Aj, TID].resident) == 0) {
            A5 = 0x00001001;
            Aj = phyaddr[pteT[Aj, TID]];
            Ak = pteT[Aj, TID];
            C = 1;
            exit; }
        A5 = phyaddr[data];
        Aj = phyaddr[pteT[Aj, TID]];
        Ak = pteT[Aj, TID];
        C = 0;
        exit; } }

/* Determine if the memory page is a uniprocessor data */
/* page or a SHARED multiprocessor data page: */

else {
    if (pte2[Aj].resident == 0) {
        A5 = 0x00001001;
        Aj = phyaddr[pte2[Aj]];
        Ak = pte2[Aj];
        C = 1;
        exit; }
    A5 = phyaddr[data];
    Aj = phyaddr[pte2[Aj]];
    Ak = pte2[Aj];
    C = 0;
    exit; }

```

## ldpa Aj,Ak

### Notes

- 
1. This instruction can also be used to determine whether or not a page is resident in physical memory.
  2. No access checks, that is, read, write, or execute, are performed.
  3. If two or more address registers (Aj, Ak, and A5) are the same register, the results are unpredictable.


# ldsdR Ak

## Load process SDRs

**Purpose** To load values from memory into the process segment descriptor registers (SDRs)

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
ldsdR Ak	ST		7C00	0111110000000	None	Load process SDRs

**Description** Address register Ak contains the effective address of an 7-word table. The contents of this table replaces the SDRs, beginning with SDR1.

**Operation**  $SDR(1, 2, \dots, 7) = c(Ak)(1, 2, \dots, 7);$

**Exception** Ring violation (privileged instruction)

- Notes**
1. The data to be loaded into the SDRs must be resident to ensure that an address translation fault does not occur and must be aligned on 32-bit words (except for C3400 Series CPUs). If the data are not resident or aligned, a machine exception occurs.
  2. After the load, a C100 Series CPU purges the ATU, logical cache, and instruction cache of any entries associated with segments 1-7.
  3. After the load, a multiprocessing C Series CPU purges the ATU only.
  4. For C3400 Series CPUs there is no automatic purging. This must be done explicitly.


# ldvi.{b|h|w|l|s|d} Vj,Vk

## Load register (vector using vector index)

**Purpose** To load a vector into a vector accumulator using a vector of indices ("vector gather")

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ldvi.b Vj,Vk	ST	7800	0111100000	None	Index load vector byte
ldvi.h Vj,Vk	ST	7840	0111100001	None	Index load vector halfword
ldvi.w Vj,Vk	ST	7880	0111100010	None	Index load vector word
ldvi.l Vj,Vk	ST	78C0	0111100011	None	Index load vector longword
ldvi.s Vj,Vk	ST	7880	0111100010	None	Index load vector single float
ldvi.d Vj,Vk	ST	78C0	0111100011	None	Index load vector double float

**Description**

The lower 32 bits of each of the first VL elements of vector register Vj specify a set of address offsets. The sum of each of these offsets and the contents of address register A5 yield a set of addresses that specify the sources of operands which replace the contents of the first VL elements of Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    addr = A5 + Vj[a]<31..0>;
    Vk[a] = c(addr); } /* according to type */
```

**Notes**

1. An ldea instruction typically loads A5 before execution of this instruction.
2. If the distance between successive elements is less than the precision of an element, unpredictable actions occur.
3. The .s and .d forms rename the .w and .l forms, respectively, for convenience.
4. In Vk, only the bits specified by the precision of the instruction are changed.

# ldvi.{b|h|w|l|s|d}.{t|f} Vj,Vk

## Load register (vector using vector index) (masked)



**Purpose**

To load a vector into a vector accumulator register using a vector of indices under control of the vector merge (VM) register ("vector gather")

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ldvi.b.t Vj,Vk	E1	7800	0111100000	None	Index load vector byte (VM)
ldvi.b.f Vj,Vk	E0	7800	0111100000	None	Index load vector byte (IVM)
ldvi.h.t Vj,Vk	E1	7840	0111100001	None	Index load vector halfword (VM)
ldvi.h.f Vj,Vk	E0	7840	0111100001	None	Index load vector halfword (IVM)
ldvi.w.t Vj,Vk	E1	7880	0111100010	None	Index load vector word (VM)
ldvi.w.f Vj,Vk	E0	7880	0111100010	None	Index load vector word (IVM)
ldvi.l.t Vj,Vk	E1	78C0	0111100011	None	Index load vector longword (VM)
ldvi.l.f Vj,Vk	E0	78C0	0111100011	None	Index load vector longword (IVM)
ldvi.s.t Vj,Vk	E1	7880	0111100010	None	Index load vector single (VM)
ldvi.s.f Vj,Vk	E0	7880	0111100010	None	Index load vector single (IVM)
ldvi.d.t Vj,Vk	E1	78C0	0111100011	None	Index load vector double (VM)
ldvi.d.f Vj,Vk	E0	78C0	0111100011	None	Index load vector double (IVM)

## ldvi.{b|h|w||s|d}.{t|f} Vj,Vk

---

### Description

The lower 32 bits of each of the first VL elements of vector register Vj specify a set of address offsets. The sum of each of these offsets and the contents of address register A5 yield a set of addresses that specify the sources of operands which replace the contents of the first VL elements of Vk, if the corresponding VM bit is set (clear for .f).

---

### Operation

```
switch (E) {          /* prefix bit */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VMa == 1) { /* if VM<a> is TRUE */
        addr = A5 + Vj[a]<31..0>;
        Vk[a] = c(addr); /* according to type */ }
      break; /* go to end of switch */
    }
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VMa == 0) { /* if VM<a> is FALSE */
        addr = A5 + Vj[a]<31..0>;
        Vk[a] = c(addr); /* according to type */ }
      break; } /* end of switch */
}
```

---

### Notes

1. An ldea instruction typically loads A5 before execution of this instruction.
2. If the distance between successive elements is less than the precision of an element, unpredictable actions occur.
3. The .s.{t|f} and .d.{t|f} forms rename the .w.{t|f} and .l.{t|f} forms for convenience.
4. In Vk, only the bits specified by the precision of the instruction are changed.

# {le|lt|eq}.{h|w} #{n|N},Ak

## Compare register (address with immediate)


**Purpose**

To compare the contents of an address register with an immediate operand


**Application**

C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



—OR—



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
le.h #n,Ak	ST	4C80	0100110010	C	Compare less than or equal halfword
le.h #N,Ak	ST	1E00	000111100	C	Compare less than or equal halfword
le.w #n,Ak	ST	4CC0	0100110011	C	Compare less than or equal word
le.w #N,Ak	ST	1E80	000111101	C	Compare less than or equal word
lt.h #N,Ak	ST	1F00	000111110	C	Compare less than halfword
lt.h #n,Ak	ST	4E80	0100111010	C	Compare less than halfword
lt.w #n,Ak	ST	4EC0	0100111011	C	Compare less than word
lt.w #N,Ak	ST	1F80	000111111	C	Compare less than word
eq.h #n,Ak	ST	4680	0100011010	C	Compare equal halfword
eq.h #N,Ak*	ST	1B00	000110110	C	Compare equal halfword
eq.w #n,Ak	ST	46C0	0100011011	C	Compare equal word
eq.w #N,Ak	ST	1B80	000110111	C	Compare equal word

## {le|lt|eq}.{h|w} #{n|N},Ak

---

### Description

The truth value of the comparison between the contents of the address register Ak and either the short immediate operand (#n) or the sign-extended long immediate operand (#N, length indicated by L) replaces address carry (C). If the comparison is true, C is set to 1. If the comparison is false, C bit is cleared to 0.

Sign extension does not occur for the 3 bits of the short immediate form.

---

### Operation

```
if (Op code_Test (Immediate, Ak) == TRUE) {  
    C = 1; }  
else {  
    C = 0; }
```

---

### Example

```
lt.w #1, a3
```

Sets address carry (C) to 1 when 1 is less than the contents of address register A3.

---

### Notes

1. Sign extension does not occur for the 3 bits of the short immediate form.
2. Test for not equal to, greater than, and greater than or equal to by inverting the truth sense of the branch on carry instruction.


# {le|lt|eq}.{h|w|s} #N,Sk

## Compare register (scalar with immediate)

**Purpose** To compare the contents of a scalar register and an immediate

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
le.h #N,Sk	ST	1E08	000111100	See note 1	Compare less than or equal halfword
le.w #N,Sk	ST	1E88	000111101	See note 1	Compare less than or equal word
le.s #N,Sk	ST	1A08	000110100	RO,SC	Compare less than or equal single
lt.h #N,Sk	ST	1F08	000111110	See note 1	Compare less than halfword
lt.w #N,Sk	ST	1F88	000111111	See note 1	Compare less than word
lt.s #N,Sk	ST	1A88	000110101	RO,SC	Compare less than single
eq.h #N,Sk	ST	1B08	000110110	See note 1	Compare equal halfword
eq.w #N,Sk	ST	1B88	000110111	See note 1	Compare equal word

**Description**

The truth value of the comparison between the contents of the scalar register Sk and the sign-extended long immediate operand (#N, length indicated by L) replaces scalar carry (SC). If the comparison is true, SC is set to 1. If the comparison is false, SC is cleared to 0.

**Operation**

```

if (Op code_Test (Immediate, Sk) == TRUE) {
    SC = 1; }
else {
    SC = 0; }

```

**Exceptions**

h w	None
s	Reserved operand

## {le|lt|eq}.{h|w|s} #N,Sk

---

### Example

lt.w #1, s3

Sets carry (C) to 1 when 1 is less than the contents of scalar register S3.

---

### Notes

1. Test for not equal to, greater than, and greater than or equal to by inverting the truth sense of the branch-on-carry instruction.
2. Detect floating-point reserved operands by using a compare word immediate operand (for equality with the floating point reserved operand as its immediate value).
3. The eq.s instruction is synonymous with eq.w. However, when executed in IEEE mode, eq.s #0.0, Sk does not treat negative zero as zero.


# {le|lt|eq}.{h|w} Aj,Ak

## Compare registers (address with address)

**Purpose** To compare the contents of two address registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
le.h Aj,Ak	ST	4C00	0100110000	See note 1	Compare less than or equal signed halfword
le.w Aj,Ak	ST	4C40	0100110001	See note 1	Compare less than or equal signed word
lt.h Aj,Ak	ST	4E00	0100111000	See note 1	Compare less than signed halfword
lt.w Aj,Ak	ST	4E40	0100111001	See note 1	Compare less than signed word
eq.h Aj,Ak	ST	4600	0100011000	See note 1	Compare equal halfword
eq.w Aj,Ak	ST	4640	0100011001	See note 1	Compare equal word

**Description**

The truth value of the comparison between the contents of address register Ak and the contents of address register Aj replaces carry (C). If the comparison is true, C is set to 1. If the comparison is false, C is cleared to 0.

**Operation**

```
if (Op code_Test (Aj, Ak) == TRUE) {
    C = 1; }
else {
    C = 0; }
```

**Example**

```
lt.w a1, a3
```

Sets carry (C) to 1 when the contents of address register A1 are less than the contents of address register A3.

$\{le|lt|eq\}.\{h|w\} A_j, A_k$

---

Notes

1. Test for not equal to by inverting the truth sense of the later branch-on-carry instruction. Test for greater than or greater than or equal to by inverting the truth sense of the branch on carry or by inverting the order of the operands of the compare.
2. Unsigned equal comparison is equivalent to signed equal comparison.


# {le|lt|eq}.{b|h|w|l|s|d} Sj,Sk

Compare registers (scalar with scalar)

**Purpose** To compare the contents of two scalar registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
le.b Sj,Sk	ST	4D00	0100110100	SC	Compare less than or equal byte
le.h Sj,Sk	ST	4D40	0100110101	SC	Compare less than or equal halfword
le.w Sj,Sk	ST	4D80	0100110110	SC	Compare less than or equal word
le.l Sj,Sk	ST	4DC0	0100110111	SC	Compare less than or equal longword
le.s Sj,Sk	ST	5400	0101010000	RO,SC	Compare less than or equal single float
le.d Sj,Sk	ST	5440	0101010001	RO,SC	Compare less than or equal double float
lt.b Sj,Sk	ST	4F00	0100111100	SC	Compare less than byte
lt.h Sj,Sk	ST	4F40	0100111101	SC	Compare less than halfword
lt.w Sj,Sk	ST	4F80	0100111110	SC	Compare less than word
lt.l Sj,Sk	ST	4FC0	0100111111	SC	Compare less than longword
lt.s Sj,Sk	ST	5480	0101010010	RO,SC	Compare less than single float
lt.d Sj,Sk	ST	54C0	0101010011	RO,SC	Compare less than double float
eq.b Sj,Sk	ST	4700	0100011100	SC	Compare equal byte
eq.h Sj,Sk	ST	4740	0100011101	SC	Compare equal halfword
eq.w Sj,Sk	ST	4780	0100011110	SC	Compare equal word
eq.l Sj,Sk	ST	47C0	0100011111	SC	Compare equal longword
eq.s Sj,Sk	ST	5600	0101011000	RO,SC	Compare equal single float
eq.d Sj,Sk	ST	5640	0101011001	RO,SC	Compare equal double float

**Description**

The truth value of the comparison between the contents of scalar registers Sk and Sj replaces scalar carry (SC). If the comparison is true, SC is set to 1. If false, SC is cleared to 0.

**Operation**

```
if (Op code_Test (Sj, Sk) == TRUE) {
    SC = 1; }
else {
    SC = 0; }
```

$\{e|t|eq\}.\{b|h|w\}|s|d\} S_j, S_k$

---

Exceptions

s | d

Reserved operand

---

Example

lt .w S2, S4

Sets scalar carry (SC) to 1 when the contents of scalar register S2 are less than the contents of S4.

---

Notes

1. Test for not equal to by inverting the truth sense of the later branch-on-carry instruction. Test for greater than or greater than or equal to by inverting the truth sense of the branch-on-carry instruction or by inverting the order of the operands of the compare.
2. Unsigned equal comparison is equivalent to signed equal comparison.
3. The `eq.s Sj, Sk` instruction traps on reserved operands; `eq.w Sj, Sk` does not.


# {le|lt|eq}.{b|h|w|l|s|d} Sj,Vk

## Compare registers (vector with scalar)

**Purpose** To compare vector elements and the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
le.b Sj,Vk	ST	6B00	0110101100	None	Compare less than or equal byte
le.h Sj,Vk	ST	6B40	0110101101	None	Compare less than or equal halfword
le.w Sj,Vk	ST	6B80	0110101110	None	Compare less than or equal word
le.l Sj,Vk	ST	6BC0	0110101111	None	Compare less than or equal longword
le.s Sj,Vk	ST	6700	0110011100	RO	Compare less than or equal single
le.d Sj,Vk	ST	6740	0110011101	RO	Compare less than or equal double float
lt.b Sj,Vk	ST	6D00	0110110100	None	Compare less than byte
lt.h Sj,Vk	ST	6D40	0110110101	None	Compare less than halfword
lt.w Sj,Vk	ST	6D80	0110110110	None	Compare less than word
lt.l Sj,Vk	ST	6DC0	0110110111	None	Compare less than longword
lt.s Sj,Vk	ST	6780	0110011110	RO	Compare less than single
lt.d Sj,Vk	ST	67C0	0110011111	RO	Compare less than double float
eq.b Sj,Vk	ST	6900	0110100100	None	Compare equal byte
eq.h Sj,Vk	ST	6940	0110100101	None	Compare equal halfword
eq.w Sj,Vk	ST	6980	0110100110	None	Compare equal word
eq.l Sj,Vk	ST	69C0	0110100111	None	Compare equal longword
eq.s Sj,Vk	ST	6500	0110010100	RO	Compare equal single
eq.d Sj,Vk	ST	6540	0110010101	RO	Compare equal double precision

## {le|lt|eq}.{b|h|w||s|d} Sj,Vk

### Description

The truth value of the comparison between the contents of scalar register  $S_j$  and the respective contents of each of the first VL elements of vector register  $V_j$  replaces the respective bits of the VM register. If the comparison is true, the bit of VM is set to 1. If the comparison is false, the bit of VM is cleared to 0.

When VL is less than 128, the remaining bits of VM are cleared to 0.

### Operation

```
for (a = 0; a < VL; a++) {
    if (Op code_Test (Sj, Vk[a]) == TRUE) {
        VM<a> = 1; }
    else {
        VM<a> = 0; }
if (VL < 128) {
    for (a = VL; a < 128; a++) {
        VM<a> = 0; } } /* zero fill */
```

### Exceptions

s|d                      Reserved operand

### Example

```
lt.h S4, V2
```

Sets the VM bits to 1 if the contents of scalar register S4 are less than the various contents of vector register V2[i].

### Notes

1. Test for not equal to, greater than, or greater than or equal to by inverting the truth sense of the branch on carry or by inverting the truth sense of the VM register.
2. There are no unsigned vector compares.
3. If  $S_j$  or any of the unmasked elements of  $V_k$  are a reserved operand, a reserved operand exception is taken and the results in VM are undefined.
4. The `plc` instruction calculates the number of successful compares.

# {le|lt|eq}.{b|h|w|l|s|d}.{t|f} Sj, Vk

## Compare registers (vector with scalar) (masked)


**Purpose**

To compare a vector and a scalar and load the vector merge (VM) under control of the VM register at the instruction entry

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



## {le|lt|eq}.{b|h|w|l|s|d}.{t|f} Sj,Vk

lt.w.t Sj,Vk	E1	6D80	0110110110	None	Compare less than word (VM)
lt.w.f Sj,Vk	E0	6D80	0110110110	None	Compare less than word (!VM)
lt.l.t Sj,Vk	E1	6DC0	0110110111	None	Compare less than long (VM)
lt.l.f Sj,Vk	E0	6DC0	0110110111	None	Compare less than long (!VM)
lt.s.t Sj,Vk	E1	6780	0110011110	RO	Compare less than single (VM)
lt.s.f Sj,Vk	E0	6780	0110011110	RO	Compare less than single (!VM)
lt.d.t Sj,Vk	E1	67C0	0110011111	RO	Compare less than double (VM)
lt.d.f Sj,Vk	E0	67C0	0110011111	RO	Compare less than double (!VM)
eq.b.t Sj,Vk	E1	6900	0110100100	None	Compare equal byte (VM)
eq.b.f Sj,Vk	E0	6900	0110100100	None	Compare equal byte (!VM)
eq.h.t Sj,Vk	E1	6940	0110100101	None	Compare equal halfword (VM)
eq.h.f Sj,Vk	E0	6940	0110100101	None	Compare equal halfword (!VM)
eq.w.t Sj,Vk	E1	6980	0110100110	None	Compare equal word (VM)
eq.w.f Sj,Vk	E0	6980	0110100110	None	Compare equal word (!VM)
eq.l.t Sj,Vk	E1	69C0	0110100111	None	Compare equal long (VM)
eq.l.f Sj,Vk	E0	69C0	0110100111	None	Compare equal long (!VM)
eq.s.t Sj,Vk	E1	6500	0110010100	RO	Compare equal single (VM)
eq.s.f Sj,Vk	E0	6500	0110010100	RO	Compare equal single (!VM)
eq.d.t Sj,Vk	E1	6540	0110010101	RO	Compare equal double (VM)
eq.d.f Sj,Vk	E0	6540	0110010101	RO	Compare equal double (!VM)

### Description

The truth values of the comparisons of the contents of scalar register Sj and the respective contents of each of the first VL elements of vector register Vj replace the respective bits of the VM register, if the corresponding initial (at beginning of the instruction) VM bit is set (for .t) or clear (for .f). If the comparison is true, the bit of VM is set to 1. If false, it is cleared to 0. When VL is less than 128, remaining bits of VM are cleared to 0.

**Operation**

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        if (Op code_Test (Sj,Vk[a] == TRUE) {
          VM<a> = 1; }
        else {
          VM<a> = 0; } } } /* end of for loop */
      break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        if (Op code_Test (Sj,Vk[a] == TRUE) {
          VM<a> = 1; }
        else {
          VM<a> = 0; } } } /* end of for loop */
      break; } /* end of switch */
  if (VL < 128) {
    for (a = VL; a < 128; a++) { /* zero fill */
      VM<a> = 0; } }
}
```

**Exceptions**

---

s|d Reserved operand

---

**Example**

lt.h.t S4,V2

Sets the VM bits to 1 if the contents of scalar register S4 are less than the various contents of vector register V2[i].

---

**Notes**

1. Test for not equal to, greater than, or greater than or equal to by inverting the truth sense of the VM register.
2. There are no unsigned vector compares.
3. If S<sub>j</sub> or any of the unmasked elements of V<sub>k</sub> are a reserved operand, a reserved operand exception is taken and the results in VM are undefined.
4. The plc instruction calculates the number of successful compares.


# {le|lt|eq}.{b|h|w|l|s|d} Vj,Vk

Compare registers (vector with vector)

**Purpose** To compare elements of two vector registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
le.b Vj,Vk	ST	6A00	0110101000	None	Compare less than or equal byte
le.h Vj,Vk	ST	6A40	0110101001	None	Compare less than or equal halfword
le.w Vj,Vk	ST	6A80	0110101010	None	Compare less than or equal word
le.l Vj,Vk	ST	6AC0	0110101011	None	Compare less than or equal longword
le.s Vj,Vk	ST	6600	0110011000	RO	Compare less than or equal single
le.d Vj,Vk	ST	6640	0110011001	RO	Compare less than or equal double float
lt.b Vj,Vk	ST	6C00	0110110000	None	Compare less than byte
lt.h Vj,Vk	ST	6C40	0110110001	None	Compare less than halfword
lt.w Vj,Vk	ST	6C80	0110110010	None	Compare less than word
lt.l Vj,Vk	ST	6CC0	0110110011	None	Compare less than longword
lt.s Vj,Vk	ST	6680	0110011010	RO	Compare less than single
lt.d Vj,Vk	ST	66C0	0110011011	RO	Compare less than double float
eq.b Vj,Vk	ST	6800	0110100000	None	Compare equal byte
eq.h Vj,Vk	ST	6840	0110100001	None	Compare equal halfword
eq.w Vj,Vk	ST	6880	0110100010	None	Compare equal word
eq.l Vj,Vk	ST	68C0	0110100011	None	Compare equal longword
eq.s Vj,Vk	ST	6400	0110010000	RO	Compare equal single
eq.d Vj,Vk	ST	6440	0110010001	RO	Compare equal double precision

## Description

The truth values of the comparisons of the contents of the first VL elements of vector register  $V_j$  to the respective contents of elements of vector register  $V_k$  replace the respective bits of the VM register. If the comparison is true, the bit of VM is set to 1. If false, the bit of VM is cleared to 0.

When VL is less than 128, remaining bits of VM are cleared to 0.

---

## Operation

```
for (a = 0; a < VL; a++) {
    if (Op code_Test(Vj[a], Vk[a]) == TRUE) {
        VM<a> = 1; }
    else {
        VM<a> = 0; } }
if (VL < 128) {
    for (a = VL; a < 128; a++) { /* zero fill */
        VM<a> = 0; } }
```

---

## Exceptions

b h w l	None
s d	Reserved operand

---

## Example

lt.h V5, V1

Sets the VM bits to 1 if the contents of vector register V5(i) are less than the contents of vector register V1[i].

---

## Notes

1. Test for not equal to, greater than, or greater than or equal to by inverting the truth sense of the VM register.
2. There are no unsigned vector compares.
3. The `plc. {t|f} VM, Sk` instruction calculates the number of successful compares.
4. Moving VM to a scalar register and performing a leading one's position yields the index of the first successful compare.
5. If  $S_j$  or any of the unmasked elements of  $V_k$  are a reserved operand, a reserved operand exception is taken and the results in VM are undefined.

# {e|t|eq}.{b|h|w|l|s|d}.{t|f} Vj, Vk

## Compare registers (vector with vector) (masked)



**Purpose**

To compare two vectors and load vector merge (VM) under control of the VM register at the instruction entry

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Notes**

1. Test for not equal to by inverting the truth sense of the branch-on-carry instruction. Test for greater than or greater than or equal to by inverting the truth sense of the branch-on-carry instruction or by inverting the order of the operands of the compare.
2. There are no unsigned vector compares.
3. The `plc . {t|f} VM, Sk` instruction calculates the number of successful compares.
4. Moving VM to a scalar register and performing a leading zero count yields the index of the first successful compare.
5. If any of the elements of Vj or Vk are a reserved operand, a reserved operand exception is taken and the results in the VM register are undefined.

{le|lt|eq}.{b|h|w||s|d}.{t|f} Vj,Vk

le.w.f Vj,Vk	E0	6A80	0110101010	None	Compare less than or equal word (IVM)
le.l.t Vj,Vk	E1	6AC0	0110101011	None	Compare less than or equal long (VM)
le.l.f Vj,Vk	E0	6AC0	0110101011	None	Compare less than or equal long (IVM)
le.s.t Vj,Vk	E1	6600	0110011000	RO	Compare less than or equal single (VM)
le.s.f Vj,Vk	E0	6600	0110011000	RO	Compare less than or equal single (IVM)
le.d.t Vj,Vk	E1	6640	0110011001	RO	Compare less than or equal double (VM)
le.d.f Vj,Vk	E0	6640	0110011001	RO	Compare less than or equal double (IVM)
lt.b.t Vj,Vk	E1	6C00	0110110000	None	Compare less than byte (VM)
lt.b.f Vj,Vk	E0	6C00	0110110000	None	Compare less than byte (IVM)
lt.h.t Vj,Vk	E1	6C40	0110110001	None	Compare less than halfword (VM)
lt.h.f Vj,Vk	E0	6C40	0110110001	None	Compare less than halfword (IVM)
lt.w.t Vj,Vk	E1	6C80	0110110010	None	Compare less than word (VM)
lt.w.f Vj,Vk	E0	6C80	0110110010	None	Compare less than word (IVM)
lt.l.t Vj,Vk	E1	6CC0	0110110011	None	Compare less than long (VM)
lt.l.f Vj,Vk	E0	6CC0	0110110011	None	Compare less than long (IVM)
lt.s.t Vj,Vk	E1	6680	0110011010	RO	Compare less than single (VM)
lt.s.f Vj,Vk	E0	6680	0110011010	RO	Compare less than single (IVM)
lt.d.t Vj,Vk	E1	66C0	0110011011	RO	Compare less than double (VM)
lt.d.f Vj,Vk	E0	66C0	0110011011	RO	Compare less than double (IVM)
eq.b.t Vj,Vk	E1	6800	0110100000	None	Compare equal byte (VM)
eq.b.f Vj,Vk	E0	6800	0110100000	None	Compare equal byte (IVM)
eq.h.t Vj,Vk	E1	6840	0110100001	None	Compare equal halfword (VM)
eq.h.f Vj,Vk	E0	6840	0110100001	None	Compare equal halfword (IVM)
eq.w.t Vj,Vk	E1	6880	0110100010	None	Compare equal word (VM)
eq.w.f Vj,Vk	E0	6880	0110100010	None	Compare equal word (IVM)
eq.l.t Vj,Vk	E1	68C0	0110100011	None	Compare equal long (VM)
eq.l.f Vj,Vk	E0	68C0	0110100011	None	Compare equal long (IVM)
eq.s.t Vj,Vk	E1	6400	0110010000	RO	Compare equal single (VM)
eq.s.f Vj,Vk	E0	6400	0110010000	RO	Compare equal single (IVM)
eq.d.t Vj,Vk	E1	6440	0110010001	RO	Compare equal double (VM)
eq.d.f Vj,Vk	E0	6440	0110010001	RO	Compare equal double (IVM)

## {l|t|eq}.{b|h|w||s|d}.{t|f} Vj,Vk

### Description

The truth value of the comparisons of the contents of the first VL respective elements of vector register Vj to the respective contents of elements of vector register Vj replace the respective bits of the VM register, if the corresponding initial (at beginning of the instruction) VM bit is set (for .t) or clear (for .f). If the comparison is true, the bit of VM is set to 1. If false, the bit of VM is cleared to 0.

When VL is less than 128, remaining bits of the VM register are cleared to 0.

### Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        if (Op code_Test(Vj[a],Vk[a]) == TRUE) {
          VM<a> = 1; }
        else {
          VM<a> = 0; } } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        if (Op code_Test(Vj[a],Vk[a]) == TRUE) {
          VM<a> = 1; }
        else {
          VM<a> = 0; } } } /* end of for loop */
    break; } /* end of switch */

if (VL < 128) {
  for (a = VL; a < 128; a++) { /* zero fill */
    VM<a> = 0; } }
```

### Exceptions

b h w l	None
s d	Reserved operand

### Example

```
lt.h.t v5,v1
```

Sets VM <i> to 1 if the contents of vector register V5[i] are less than the contents of vector register V1[i].

# {le|lt}.{h|w} #{n|N},Ak

## Compare registers (address with immediate) (unsigned)


Purpose

To compare the unsigned contents of an address register with an immediate operand



Application

C100, C200/C3200, C3400, C3800 Series CPUs

Format



—OR—



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
leu.h #n,Ak	ST	4880	0100100010	See note 1	Compare unsigned less than or equal halfword
leu.h #N,Ak	ST	1C00	000111000	See note 1	Compare unsigned less than halfword
leu.w #n,Ak	ST	48C0	0100100011	See note 1	Compare unsigned less than or equal word
leu.w #N,Ak	ST	1C80	000111001	See note 1	Compare unsigned less than word
ltu.h #n,Ak	ST	4A80	0100101010	See note 1	Compare unsigned less than halfword
ltu.h #N,Ak	ST	1D00	000111010	See note 1	Compare unsigned less than halfword
ltu.w #n,Ak	ST	4AC0	0100101011	See note 1	Compare unsigned less than word
ltu.w #N,Ak	ST	1D80	000111011	See note 1	Compare unsigned less than word

## {le|lt}u.{h|w} #{n|N},Ak

---

### Description

The truth value of the unsigned comparison between the contents of the address register Ak and either the short immediate operand (#n) or the sign-extended long immediate operand (#N, length indicated by L) replaces address carry (C). If the comparison is true, C is set to 1. If false, C is cleared to 0.

---

### Operation

```
if (Op code_Test (Immediate, Ak) == TRUE) {  
    C = 1; }  
else {  
    C = 0; }
```

---

### Example

```
ltu.w #1, a3
```

Sets C to 1 when 1 is less than the contents of address register A3.

---

### Notes

1. Unsigned equal comparison is equivalent to signed equal comparison.
2. Sign extension does not occur for the 3 bits of the short immediate form.
3. Test for not equal to, greater than, or greater than or equal to by inverting the truth sense of the branch-on-carry instruction.


# {le|lt}u.{h|w} #N,Sk

## Compare registers (scalar with immediate) (unsigned)

**Purpose** To compare the contents of a scalar register and an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
leu.h #N,Sk	ST	1C08	000111000	See note 1	Compare unsigned less than or equal to halfword
leu.w #N,Sk	ST	1C88	000111001	See note 1	Compare unsigned less than or equal to word
ltu.h #N,Sk	ST	1D08	000111010	See note 1	Compare unsigned less than halfword
ltu.w #N,Sk	ST	1D88	000111011	See note 1	Compare unsigned less than word

**Description**

The truth value of the unsigned comparison of the contents of the scalar register Sk and the sign-extended long immediate operand (#N) replaces scalar carry (SC). If the comparison is true, SC is set to 1. If the comparison is false, SC is cleared to 0.

**Operation**

```
if (Op code_Test (Immediate, Sk) == TRUE) {
    SC = 1; }
else {
    SC = 0; }
```

**Example**

ltu.w #1, S5

Sets SC to 1 when the 1 is less than the contents of scalar register S5.

## {le|lt}u.{h|w} #N,Sk

---

### Notes

1. Use the `eq.x` instruction for unsigned compares of equality.
2. Unsigned equal comparison is equivalent to signed equal comparison.
3. Test for not equal to, greater than, or greater than or equal to by inverting the truth sense of the branch-on-carry instruction.

# {le|lt}u.{h|w} Aj,Ak

## Compare registers (address with address) (unsigned)


Purpose

To compare the unsigned contents of two address registers

Application

C100, C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
leu.h Aj,Ak	ST	4800	0100100000	See note 1	Compare unsigned less than or equal to halfword
leu.w Aj,Ak	ST	4840	0100100001	See note 1	Compare unsigned less than or equal to word
ltu.h Aj,Ak	ST	4A00	0100101000	See note 1	Compare unsigned less than halfword
ltu.w Aj,Ak	ST	4A40	0100101001	See note 1	Compare unsigned less than word

Description

The truth value of the comparison of the contents of address register Ak and the contents of address register Aj replaces C. If the comparison is true, C is set to 1. If the comparison is false, C is cleared to 0.

Operation

```
if (Op code_Test (Aj, Ak) == TRUE) {
    C = 1; }
else {
    C = 0; }
```

Example

```
ltu.h a2, a1
```

Sets address carry (C) to 1 if the halfword contents of address register A2 are less than the contents of address register A1.

Notes

1. Use the `eq.x` instruction for unsigned compares of equality.
2. Unsigned equal comparison is equivalent to signed equal comparison.
3. Test for not equal to by inverting the truth sense of the branch-on-carry instruction. Test for greater than or greater than or equal to by inverting the truth sense of the branch-on-carry instruction or by inverting the order of the operands.

# {le|lt}u.{b|h|w|l} Sj,Sk

## Compare registers (scalar with scalar) (unsigned)


**Purpose**

To compare the unsigned contents of two scalar registers

**Application**

C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
leu.b Sj,Sk	ST	4900	0100100100	SC	Compare less than or equal to byte
leu.h Sj,Sk	ST	4940	0100100101	SC	Compare less than or equal to halfword
leu.w Sj,Sk	ST	4980	0100100110	SC	Compare less than or equal to word
leu.l Sj,Sk	ST	49C0	0100100111	SC	Compare less than or equal to longword
ltu.b Sj,Sk	ST	4B00	0100101100	SC	Compare less than byte
ltu.h Sj,Sk	ST	4B40	0100101101	SC	Compare less than halfword
ltu.w Sj,Sk	ST	4B80	0100101110	SC	Compare less than word
ltu.l Sj,Sk	ST	4BC0	0100101111	SC	Compare less than longword

**Description**

The truth value of the comparison of the contents of scalar register Sk and the contents of scalar register Sj replaces scalar carry (SC). If the comparison is true, the SC is set to 1. If false, SC is cleared to 0.

**Operation**

```
if (Op code_Test (Sj, Sk) == TRUE) {
    SC = 1; }
else {
    SC = 0; }
```

**Example**

```
ltu.h s3,s1
```

Sets scalar carry (SC) to 1 if the halfword contents of scalar register S3 are less than the contents of S1.

## $\{e|t\}u.\{b|h|w|l\} S_j, S_k$

---

### Notes

1. Use the `eq.x` instruction for unsigned compares of equality.
2. Unsigned equal comparison is equivalent to signed equal comparison.
3. Test for not equal to by inverting the truth sense of the branch-on-carry instruction. Test for greater than or greater than or equal to by inverting the truth sense of the branch-on-carry instruction or by inverting the order of the operands.


# In.{s|d} Sk

## Natural logarithm

**Purpose** To compute the natural logarithm of the contents of a scalar register.

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ln.s Sk	ST	7C10	0111110000010	FIN,IEC	Natural logarithm of a single precision number
ln.d Sk	ST	7C18	0111110000011	FIN,IEC	Natural logarithm of a double precision number

**Description** The natural logarithm of the contents of Sk replaces the contents of Sk.

**Operation**  $Sk = \ln(Sk)$

**Exceptions** s | d Floating intrinsic error

- Notes**
1. Intrinsic traps go through the same trap handler as other arithmetic traps (RO, FDZ, UN, etc.). If FUE and/or FE are set and intrinsic traps are not (INE clear), these bits must be examined to determine the type of the current trap.
  2. When FIN is set, the IEC bits contain a code that specifies the type of error encountered by the intrinsic instruction. Refer to the *CONVEX Architecture Reference Manual (C Series)*, "Processor status word" section in Chapter 3, "General registers," for more information on the IEC error codes and arithmetic trap conditions.


# lop Sj,Sk

## Leading one's position (scalar)

**Purpose** To calculate the leading one's position in a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
lop Sj,Sk	ST		61C0	0110000111	None	Leading one's position in Sj

**Description** The bit position of the leftmost 1 bit contained in Sj replaces the contents of Sk by scanning from bit <63> through bit<0>. If the most significant bit in Sj is set, 63 replaces the contents of Sk. If Sj is all zeros, then a byte value of -1 (0000 0000 0000 00FF) is loaded into Sk (as described in the operation pseudocode).

**Operation**

```

for (a = 63; a >= 0; a-- ) {
    if (Sj<a> == 1) {
        break; } /* found leftmost 1, so break loop */
Sk<7..0> = a;
Sk<63..8> = 0;

```

**Note** For compatibility with previous releases, the CONVEX assembler recognizes the mnemonic lzc as equivalent to lop.


# lop Vj, Vk

## Leading one's position (vector)

**Purpose** To calculate the leading one's position in each element of a vector register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
lop Vj, Vk	ST		6240	0110001001	None	Leading one's position vector

**Description** The index number of the leftmost 1 bit of an element of Vj replaces the first VL elements of Vk by scanning from bit <63> through bit <0>. If the most significant bit in an element of Vj is set, 63 replaces the contents of VL elements of Vk. If an element of Vj is all zeros, then a byte value of -1 (0000 0000 0000 00FF ) is loaded into VL elements of Vk (as described in the operation pseudocode).

**Operation**

```

for (a = 0; a < VL; a++) {
    for (b = 63; b >= 0; b--) {
        if (Vj[a]<b> == 1) {
            break; } /* found leftmost 1, so break loop */
        Vk[a]<7..0> = b;
        Vk[a]<63..8> = 0; }
    
```



# lop.{t|f} Vj, Vk

## Leading one's position (vector) (masked)

**Purpose** To calculate the leading one's position in each element of a vector register under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
lop.t Vj, Vk	E1	6240	0110001001	None	Leading one's position vector (VM)
lop.f Vj, Vk	E0	6240	0110001001	None	Leading one's position vector (!VM)

## Description

The index number of the leftmost 1 bit of an element of Vj replaces the first VL elements of Vk if the corresponding VM bit is set (clear for .f) by scanning from bit <63> through bit <0>. If the most significant bit in an element of Vj is set, 63 replaces the contents of VL elements of Vk if the corresponding VM bit is set (clear for .f). If an element of Vj is all zeros, then a byte value of -1 (0000 0000 0000 00FF) is loaded into VL elements of Vk (as described in the Operation pseudocode).

## Operation

```

switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        for (b = 63; b = 0; b-) {
          if (Vj[a]<b> == 1) {
            break; } } /* leftmost 1 */
          Vk[a]<7..0> = b;
          Vk[a]<63..8> = 0; } } /* end if TRUE */
        break; /* go to end of switch */

  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        for (b = 63; b = 0; b- -) {
          if (Vj[a]<b> == 1) {
            break; } } /* leftmost 1 */
          Vk[a]<7..0> = b;
          Vk[a]<63..8> = 0; } } /* end if FALSE */
        break; } /* end of switch */

```


# mask.t Vi, Vj, Vk

Mask (selectively copy) registers (vector or vector) (masked)

**Purpose** To mask the elements of two vectors to the elements of a third vector

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mask.t Vi, Vj, Vk	ST	8600	1000011	None	Mask vector/vector

**Description**

The contents of each of the first VL elements of vector register Vk are replaced by the corresponding element of Vj (if the corresponding VM bit is 1) or Vi (if the corresponding VM bit is 0).

**Operation**

```
for (a = 0; a < VL); a++) {  
    if (VM<a> == 1) { /* if VM<a> is TRUE */  
        Vk[a] = Vj[a]; }  
    else {  
        Vk[a] = Vi[a]; } }  
}
```

**Note**

Interchanging Vi and Vj is equivalent to using a complemented VM.


# mask.{t|f} Vi,Sj,Vk

## Mask (selectively copy) registers (vector or scalar)

Purpose To mask a scalar to a vector

Application C100, C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description	
mask.t	Vi,Sj,Vk	ST	8E00	1000111	None	Mask vector/scalar (VM)
mask.f	Vi,Sj,Vk	ST	8A00	1000101	None	Mask vector/scalar (IVM)

Description

For .t—The contents of each of the first VL elements of vector register Vk are replaced by the 64 bits of scalar register Sj (if the corresponding VM bit is 1) or the 64 bits of the *corresponding* element in Vi (if the corresponding VM bit is 0).

For .f—The contents of each of the first VL elements of vector register Vk are replaced by the 64 bits of the *corresponding* element in Vi (if the corresponding VM bit is 1) or the 64 bits of scalar register Sj (if the corresponding VM bit is 0).

Compare this instruction to merge.{t|f} Vi,Sj,Vk

Operation

```
switch (op code<10>) { /* op code bit<10> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Sj; }
      else {
        Vk[a] = Vi[a]; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Sj; }
      else {
        Vk[a] = Vi[a]; } } /* end of for loop */
    break; } /* end of switch */
```

Note

Load a scalar into all elements of a vector register by setting VM to all ones and using mask.t (or use mask.f with a VM of all zeros).




# mat.w Ak, Ceffa

## Match registers (address with communication)

**Purpose** To compare the address register contents with the communication register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mat.w Ak, Ceffa	E0		2900	0010100100	C, CAT	Match address/communication

**Description** Bits <31..0> of c (Ceffa) are compared to Ak. C is set to 1 if the two values are equal. C is cleared to 0 if the two bits are not equal. Bits <63..32> of c (Ceffa) are not used. c (Ceffa) and L (Ceffa) are not modified.

**Operation**

```
if ( c (Ceffa) == Ak ) {
    C = 1; }
else {
    C = 0; }
```

**Exceptions** Ring violation (invalid communication register address)  
Deadlock exception

**Notes**

- This instruction provides the same functionality as an equal test followed by a branch on carry except that mat.w provides deadlock detection capability.
- The memory dual of this instruction is mat r.w Ak, effa.




# mat.l Sk, Ceffa

## Match registers (scalar with communication)

**Purpose** To compare the scalar register contents with the communication register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



<b>Op code</b>	Mnemonic	Space	Hex	Binary	PSW	Description
	mat.l Sk, Ceffa	E0	3100	0011000100	SC,CAT	Match scalar/communication

**Description** *c (Ceffa)* is compared to *Sk*. *SC* is set if the two values are equal, otherwise, *SC* is cleared if the two values are not equal. *c (Ceffa)* and *L (Ceffa)* are not modified.

**Operation**

```

if ( c (Ceffa) == Sk ) {
    SC = 1; }
else {
    SC = 0; }
    
```

**Exceptions** Ring violation (invalid communication register address)  
Deadlock exception

**Notes**




1. This instruction provides the same functionality as an equal test followed by a branch on carry except that *mat . l* provides deadlock detection capability.
2. The memory dual of this instruction is *mat r . l Sk, effa*.

## Match registers (address with resource)

**Purpose** To compare the contents of an address register with the contents of a resource structure in memory

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	matr.w Ak,effa	E0	2800	0010100000	C	Match address/resource

**Description** A word from a resource structure (C (effa.data)) is atomically compared to the contents of Ak. If the resource structure was in transition (unable to lock the resource structure) or the two compared values are not equal, C is cleared to 0. If the operation was successful (the two compared values are equal and the resource structure is unlocked) C is set to 1. C (effa.data) is not modified.

**Operation**

```

if (tas (effa.lock)) {
    if (Ak == c (effa.data))
        C = 1
    else
        C = 0 /* fail - data does not match */
        tac (effa.lock) }
else {
    C = 0 } /* fail - structure in transition */
    
```

Exceptions

Ring violation (invalid communication register address)  
Deadlock exception

---

Notes

1. This instruction provides the same functionality as an equal test followed by a branch on carry except that `matr.w` provides deadlock detection capability.
2. This instruction is atomic.
3. The communication register dual of this instruction is `mat.w Ak, Ceffa`.




# matr.l Sk,effa

## Match registers (scalar with resource)

**Purpose** To compare the contents of a scalar register with the contents of a resource structure in memory

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	matr.l Sk,effa	E0	3000	0011000000	SC	Match scalar/resource

**Description** A longword from a resource structure (C (effa .data)) is atomically compared to the contents of Sk. If the resource structure was in transition (unable to lock the resource structure) or the two compared values are not equal, SC is cleared to 0. If the operation was successful (the two compared values are equal and the resource structure is unlocked) SC is set to 1. C (effa .data) is not modified.

**Operation**

```

if (tas (effa .lock)) {
    if (Sk == c (effa .data)) {
        SC = 1 }
    else {
        SC = 0 } /* fail - data does not match */
    tac (effa .lock) }
else {
    SC = 0 } /* fail - structure in transition */

```

Exceptions

Ring violation (invalid communication register address)  
Deadlock exception

---

Notes

1. This instruction provides the same functionality as an equal test followed by a branch on carry except that `mat r . 1` provides deadlock detection capability.
2. This instruction is atomic.
3. The communication register dual of this instruction is `mat . 1 Sk, Ceffa`.


# max.{b|h|w|l|s|d} {Vk|Sk}

Max register (vector)

**Purpose** To find the maximum element of a vector register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
max.b Vk	ST	7E40	0111111001000	None	Maximum of a vector of bytes
max.h Vk	ST	7E48	0111111001001	None	Maximum of a vector of halfwords
max.w Vk	ST	7E50	0111111001010	None	Maximum of a vector of words
max.l Vk	ST	7E58	0111111001011	None	Maximum of a vector of longwords
max.s Vk	ST	7EA0	0111111010100	RO	Maximum of a vector of single float
max.d Vk	ST	7EA8	0111111010101	RO	Maximum of a vector of double float

**Description**

The maximum of scalar register Sk and the first VL elements of vector register Vk replaces Sk.

**Operation**

```
for (a = 0; a < VL; a++) {
    if (Vk[a] < Sk) {
        Sk = Vk[a]; } }
```

**Exceptions**

b h w l	None
s d	Reserved operand

**Notes**

1. Initialize the scalar register Sk to the minimum value for the first use of the max instruction.
2. Either Vk or Sk may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).

# max.{b|h|w|l|s|d}.{t|f} {Vk|Sk}

Max register (vector) (masked)



**Purpose**

To find the maximum element of a subset of a vector register under control of the vector merge (VM) register

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
max.b.t Vk	E1	7E40	0111111001000	None	Maximum of vector of bytes (VM)
max.b.f Vk	E0	7E40	0111111001000	None	Maximum of vector of bytes (IVM)
max.h.t Vk	E1	7E48	0111111001001	None	Maximum of vector of halfwords (VM)
max.h.f Vk	E0	7E48	0111111001001	None	Maximum of vector of halfwords (IVM)
max.w.t Vk	E1	7E50	0111111001010	None	Maximum of vector of words (VM)
max.w.f Vk	E0	7E50	0111111001010	None	Maximum of vector of words (IVM)
max.l.t Vk	E1	7E58	0111111001011	None	Maximum of vector of longwords (VM)
max.l.f Vk	E0	7E58	0111111001011	None	Maximum of vector of longwords (IVM)
max.s.t Vk	E1	7EA0	0111111010100	RO	Maximum of vector of singles (VM)
max.s.f Vk	E0	7EA0	0111111010100	RO	Maximum of vector of singles (IVM)
max.d.t Vk	E1	7EA8	0111111010101	RO	Maximum of vector of doubles (VM)
max.d.f Vk	E0	7EA8	0111111010101	RO	Maximum of vector of doubles (IVM)

## max.{b|h|w|l|s|d}.{t|f} {Vk|Sk}

---

### Description

The maximum of scalar register  $S_k$  and the first VL elements of vector register  $V_k$  replaces  $S_k$ , only if the corresponding VM bit set (for .t) or clear (for .f).

---

### Operation

```
switch (E) {          /* prefix bit<3> */
  case TRUE:         /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        if (Vk[a] > Sk) {
          Sk = Vk[a]; } } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE:       /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        if (Vk[a] > Sk) {
          Sk = Vk[a]; } } } /* end of for loop */
    break; } /* end of switch */
```

---

### Exceptions

b h w l	None
s d	Reserved operand

---

### Notes

1. Initialize the scalar register  $S_k$  to the minimum value for the first use of the max instruction.
2. Either  $V_k$  or  $S_k$  may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).

# merg.{t|f} Vi,Sj,Vk

## Merge registers (vector with scalar)


Purpose

To merge the contents of a scalar register and a vector register into the contents of a vector register

Application

C100, C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
merg.t	Vi,Sj,Vk	ST 8C00	1000110	None	Merge vector/scalar
merg.f	Vi,Sj,Vk	ST 8800	1000100	None	Merge vector/scalar (IVM)

## merg.{t|f} Vi,Sj,Vk

---

### Description

**For .t**—The contents of each of the first VL elements of vector register Vk are replaced by the 64 bits of scalar register Sj (if the corresponding VM bit is 1) or the 64 bits of the *next uncopied* element in Vi (if the corresponding VM bit is 0).

**For .f**—The contents of each of the first VL elements of vector register Vk are replaced by the 64 bits of the *next uncopied* element in Vi (if the corresponding VM bit is 1) or the 64 bits of scalar register Sj (if the corresponding VM bit is 0).

Compare this instruction to mask.{t|f} Vi,Sj,Vk

---

### Operation

```
b = 0;
switch (op code<10>) { /* op code bit<10> */
  case TRUE:          /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* VM<a> is TRUE */
        Vk[a] = Sj; }
      else {
        Vk[a] = Vi[b];
        b = b + 1; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE:        /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* VM<a> is FALSE */
        Vk[a] = Sj; }
      else {
        Vk[a] = Vi[b];
        b = b + 1; } } /* end of for loop */
    break; } /* end of switch */
```

---

### Notes

1. If Vk is the same register as Vi, then the behavior of this instruction is undefined.
2. Typically, this operation uncompresses a vector compressed with one of the cprs instructions.


# merg.t Vi, Vj, Vk

## Merge registers (vector with vector)

**Purpose** To merge the contents of two vector registers into a third vector register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



<b>Op code</b>	Mnemonic Space Hex Binary	PSW	Description
	merg.t Vi, Vj, Vk ST 8400 1000010	None	Merge vector/vector

**Description** The first VL elements of vector register Vk are replaced by either the *next uncopied* element of Vi (when VM<a> is 0) or the *next uncopied* element of Vj (when VM<a> is 1).

**Operation**

```

a = 0;
b = 0;
for (n = 0; n < VL; n++) {
    if (VM<n> == 1) {          /* if VM<n> is TRUE */
        vk[n]; = Vj[b];
        b = b + 1; }
    else {
        vk[n] = Vi[a];
        a = a + 1; } }      /* end of for loop */

```

- Notes**
1. The merge provides a convenient means to reassemble operands from two vectors into one vector. Typically, the operands were initially scrambled using a compress operation.
  2. Merge using a complemented VM is equivalent to merge with Vi and Vj interchanged.
  3. If Vk is the same vector register as Vi or Vj, then the behavior of this instruction is undefined.


# min.{b|h|w|l|s|d} {Vk|Sk}

Min register (vector)

**Purpose** To find the minimum element of a vector

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
min.b Vk	ST	7E60	0111111001100	None	Minimum of a vector of bytes
min.h Vk	ST	7E68	0111111001101	None	Minimum of a vector of halfwords
min.w Vk	ST	7E70	0111111001110	None	Minimum of a vector of words
min.l Vk	ST	7E78	0111111001111	None	Minimum of a vector of longwords
min.s Vk	ST	7EB0	0111111010110	RO	Minimum of a vector of single float
min.d Vk	ST	7EB8	0111111010111	RO	Minimum of a vector of double float

**Description**

The minimum of scalar register Sk and the first VL elements of vector register Vk replaces Sk.

**Operation**

```
for (a = 0; a < VL; a++) {
    if (Vk[a] < Sk) {
        Sk = Vk[a]; } }
```

**Exceptions**

b h w l	None
s d	Reserved operand

**Notes**

1. Initialize the scalar register Sk to the maximum value for the first use of the min instruction.
2. Either Vk or Sk may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).

# min.{b|h|w||s|d}.{t|f} {Vk|Sk}

Min register (vector) (masked)



**Purpose**

To find the minimum element of a subset of a vector register under control of the vector merge (VM) register

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
min.b.t Vk	E1	7E60	0111111001100	None	Minimum of vector of bytes (VM)
min.b.f Vk	E0	7E60	0111111001100	None	Minimum of vector of bytes (IVM)
min.h.t Vk	E1	7E68	0111111001101	None	Minimum of vector of halfwords (VM)
min.h.f Vk	E0	7E68	0111111001101	None	Minimum of vector of halfwords (IVM)
min.w.t Vk	E1	7E70	0111111001110	None	Minimum of vector of words (VM)
min.w.f Vk	E0	7E70	0111111001110	None	Minimum of vector of words (IVM)
min.l.t Vk	E1	7E78	0111111001111	None	Minimum of vector of longwords (VM)
min.l.f Vk	E0	7E78	0111111001111	None	Minimum of vector of longwords (IVM)
min.s.t Vk	E1	7EB0	0111111010110	RO	Minimum of vector of singles (VM)
min.s.f Vk	E0	7EB0	0111111010110	RO	Minimum of vector of singles (IVM)
min.d.t Vk	E1	7EB8	0111111010111	RO	Minimum of vector of doubles (VM)
min.d.f Vk	E0	7EB8	0111111010111	RO	Minimum of vector of doubles (IVM)

## min.{b|h|w||s|d}.{t|f} {Vk|Sk}

### Description

The minimum of scalar register Sk and the first VL elements of vector register Vk replaces Sk, only if the corresponding VM bit is set (for .t) or clear (for .f).

### Operation

```
switch (E) { /* prefix bit */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        if (Vk[a] Sk) {
          Sk = Vk[a]; } } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        if (Vk[a] Sk) {
          Sk = Vk[a]; } } } /* end of for loop */
    break; } /* end of switch */
```

### Exceptions

b h w l	None
s d	Reserved operand

### Notes

1. Initialize the scalar register Sk to the maximum value for the first use of the min instruction.
2. Either Vk or Sk may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7)


# mov Aj,Ak

## Move register (address to address)

**Purpose** To copy the contents of one address register to another address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov Aj,Ak	ST	5080	0101000010	None	Move address register

**Description** The contents of address register Aj replace the contents of address register Ak.

**Operation** Ak = Aj;


# mov Ak,PSW

## Move register (address to PSW)

**Purpose** To copy an address register to the processor status word (PSW)

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov Ak,PSW	ST	7C48	0111110001001	All bits	Load an address register into the PSW

**Description** The contents of address register Ak replace the contents of the PSW.

**Operation** PSW = Ak ;

**Exceptions** Any exceptions as dictated by the new contents of the PSW.

**Notes** Before Ak is copied to PSW, all existing concurrent processing is completed. All exception flags and trap enables that are generated during concurrent processing are copied to the PSW before this instruction will execute. This ensures that the sequential state of the processor is accurately reflected and the appropriate action is taken for exception handling and trap processing.


# mov Aj,Sk

## Move register (address to scalar)

**Purpose** To copy the contents of an address register into a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov Aj,Sk	ST		51C0	0101000111	None	Move an address to a scalar

**Description** The contents of address register Aj replace the least significant 32 bits of scalar register Sk. The most significant 32 bits of Sk remain unchanged.

**Operation**  $Sk<31..0> = Aj;$


# mov Ak, VL

## Move register (address to VL)

**Purpose** To copy the contents of an address register to the vector length (VL) register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov Ak, VL		ST	7D98	0111110110011	None	Move Ak to VL

**Description** The contents of the VL register are replaced with the contents of address register Ak, bracketed to the range <0..128>.

**Operation**

```

if (Ak < 128) {
    VL = 128; }
else {
    if (Ak < 0) {
        VL = 0; }
    else {
        if Ak > 128 {
            VL = 128 }
        else {
            VL = Ak; } } }

```


# mov Ak,VS

## Move register (address to VS)

**Purpose** To copy the contents of an address register to the (VS) register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov Ak,VS	ST		7D88	0111110110001	None	Move Ak to VS

**Description** The contents of address register Ak replace the contents of VS.

**Operation** VS = Ak;



# mov BE(Sj),Sk

## Move register (BE(scalar) to scalar)

**Purpose** To copy the contents of a broadcast enable register (BE) to a scalar register

**Application** C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov BE(Sj),Sk	E0	4580	0100010110	None	Move broadcast enable register to a scalar register

**Description** The lower 8 bits of the scalar register Sk are replaced by the broadcast enable register identified by Sj <2..0>. The upper 56 bits of Sk are set to zero.

**Operation** Sk<63..8> = 0;  
Sk<7..0> = BE for channel Sj<2..0>;

**Exceptions** Ring violation (privileged instruction)

**Notes** Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 11, "Operating system interrupts," for more information on the broadcast enable registers.



# mov CIR,Sk

## Move register (CIR to scalar)

**Purpose** To move communication index register (CIR) to a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov CIR,Sk	E0	7C08	0111110000001	None	Move CIR a scalar

**Description** The zero-extended CIR for this CPU is copied to Sk.

**Operation** Sk = CIR;



# mov CPUID,Sk

## Move register (CPUID to scalar)

**Purpose** To move the read only CPUID register to a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov CPUID,Sk	E0	7C18	0111110000011	None	Move CPU ID to scalar

**Description** The CPUID for this CPU, a zero-extended longword between 0 and the maximum configurable CPU number, is copied into Sk.

**Operation** Sk = CPUID;



# mov ICR,Sk

## Move register (ICR to scalar)

**Purpose** To move the interrupt control register (ICR) to a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov ICR,Sk	E0	7C68	0111110001101	None	Move ICR to scalar

**Description** The interrupt control register (ICR), which contains global interrupt control information for all CPUs, is copied to Sk.

**Operation** Sk = ICR;

**Notes** The format of the ICR is described in the *CONVEX Architecture Reference Manual (C Series)*, Chapter 11, "Operating system interrupts."


# mov ITR,Sk

## Move register (ITR to scalar)

**Purpose** To copy the contents of the interval timer registers (ITC, NITC, and ITR) to a scalar register

**Application** C100, C3400 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov ITR,Sk	ST	7C60	0111110001100	None	Move the ITC, ITR, NITC into Sk

**Description** The contents of the interval timer status register (ITSR) replace Sk <63..60>. The contents of the next interval timer counter (NITC) replace Sk <59..40>. The contents of the interval timer counter (ITC) replace Sk <27..8>.

**Operation**

```
Sk<63..60> = ITR;
Sk<59..40> = NITC;
Sk<27..8> = ITC;
```

**Exceptions** Ring violation (privileged instruction)


# mov PC,Ak

## Move register (PC to address)

**Purpose** To copy the address of the next instruction (PC) into an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov PC,Ak	ST		7C50	0111110001010	None	Load the next PC address

**Description** The address of the instruction following this one replaces the contents of address register Ak.

**Operation** Ak = Current\_Address + 2;


# mov PSW,Ak

## Move register (PSW to address)

**Purpose** To copy the processor status word (PSW) to an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov PSW,Ak	ST		7C40	0111110001000	None	Store the PSW into an address register

**Description** The contents of the PSW replace the contents of address register Ak.

**Operation** Ak = PSW;

**Note** Before the PSW is moved to Ak, all existing concurrent processing is completed. This ensures that all exception condition flags accurately reflect the state of the processor.


# mov.{w|l|s|d} Sj,Sk

## Move register (scalar to scalar)

**Purpose** To copy the contents of one scalar register to another

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mov.l Sj,Sk	ST	5180	0101000110	None	Move scalar register longword
mov.w Sj,Sk	ST	5100	0101000100	None	Move scalar register word
mov.d Sj,Sk	ST	5180	0101000110	None	Move scalar register double float
mov.s Sj,Sk	ST	5100	0101000100	None	Move scalar register single float

**Description**

The specified portion (word, longword, single float, double float) of scalar register Sj replaces the corresponding portion of Sk. The remaining bits are unchanged.

**Operation**

Sk<63..0> = Sj<63..0>; /\* mov.l, mov.d \*/  
 Sk<31..0> = Sj<31..0>; /\* mov.s, mov.w \*/

**Note**

The .s and .d forms rename the .w and .l forms, respectively, for convenience.


# mov Sj,Ak

## Move register (scalar to address)

**Purpose** To copy the contents of a scalar register into an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov Sj,Ak	ST		50C0	0101000011	None	Move 32 LSBs of Sj into Ak

**Description** The least significant 32 bits of scalar register Sj replace the contents of address register Ak.

**Operation** Ak = Sj<31..0>;



# mov Sk, BE(Sj)

## Move register (scalar to BE(scalar))

**Purpose** To copy the contents of a scalar register to a broadcast enable (BE) register.

**Application** C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov Sk, BE(Sj)	E0	45C0	0100010111	None	Move a scalar register to a broadcast enable register

**Description** The contents of the broadcast enable register identified by Sj <2..0> are replaced by Sk <7..0>.

**Operation** BE for channel Sj <2..0> = Sk <7..0>;

**Exception** Ring violation (privileged instruction)

**Notes** Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 11 "Operating system interrupts," for more information on the broadcast enable registers.



# mov Sk,CIR

## Move register (scalar to CIR)

**Purpose** To move scalar register to the communication index register (CIR)

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov Sk,CIR	E0	7C00	0111110000000	None	Move scalar to CIR

**Description** This instruction is used to associate a specific communication register set with the current CPU. Sk contains an integer index (CIR index) to one of the communication register sets.

**Operation** CIR = Sk <4..0>;

**Exceptions** Ring violation (privileged instruction)

**Notes** The thread count for the previously loaded CIR is not decremented. The thread count in the new CIR is not incremented. This can result in inconsistent thread allocation if care is not taken. The mov Sk, TID instruction must be executed to initialize the thread in the new CIR.



# mov Sk,ICR

## Move register (scalar to ICR)

**Purpose** To move scalar register to the interrupt control register (ICR)

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



<b>Op code</b>	Mnemonic	Space	Hex	Binary	PSW	Description
	mov Sk,ICR	E0	7C60	0111110001100	None	Move Scalar to ICR

**Description** This instruction is used to set the interrupt control register (ICR), which contains global interrupt control information for all CPUs.

**Operation** ICR = Sk ;

**Exceptions** Ring violation (privileged instruction)

- Notes**
1. The format of the ICR is detailed in the *CONVEX Architecture Reference Manual (C Series)*, Chapter 11, "Operating system interrupts."
  2. Interrupts must be successfully disabled using `ds i` before this instruction is executed. Otherwise, unpredictable results can occur.


# mov Sk,ITR

## Move register (scalar to ITR)

**Purpose** To move the contents of a scalar register to the interval timer registers (NITC, ITR, and ITC)

**Application** C100, C3400 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov Sk,ITR	ST		7C68	0111110001101	None	Load NITC, ITC, ITR from Sk

**Description** Scalar register bits Sk<63..60> replace the contents of the interval timer status register (ITSR). Bits Sk<59..40> replace the contents of the next iteration counter (NITC). Bits Sk<27..8> replace the contents of the interval timer counter (ITC).

**Operation**

```
ITSR = Sk<63..60>;
NITC = Sk<59..40>;
ITC = Sk<27..8>;    /* C100 Series only */
```


**Exceptions** Ring violation (privileged instruction)

# mov Sk,ITSR

## Move register (scalar to ITSr)

**Purpose** To copy the 4 most significant bits of a scalar register to the interval timer status register (ITSr)

**Application** C100, C3400 Series CPUs



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov Sk,ITSR	ST		7C78	0111110001111	None	Load ITSr with a scalar

**Description** The most significant 4 bits of scalar register Sk replace the interval timer status register (ITSr).

**Operation**  $ITSr = Sk \langle 63..60 \rangle;$

**Exceptions** Ring violation (privileged instruction)


# mov Sj,Sk,VM

## Move register (scalar to VM)

**Purpose** To copy the contents from a scalar register to the vector merge (VM) register.

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov Sj,Sk,VM	ST		6100	0110000100	None	Load VM(Sj) from Sk

**Description** If Sj is zero, the contents of the vector merge register (VM<63..0>) are replaced with scalar register Sk. If Sj is one, the contents of VM <127..64> are replaced with the contents of scalar register Sk.

**Operation**

```

if (Sj == 0) {
    VM<63..0> = Sk; }
else {
    VM<127..64> = Sk; }

```



# mov Sk,TCPU

## Move register (scalar to TCPU)

**Purpose** To move scalar register to the interrupt target CPU (TCPU) register

**Application** C200/C3200 Series CPUs  
(undefined code on C3400 and C3800 Series CPUs)

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov Sk,TCPU	E0	7C70	0111110001110	None	Move scalar to TCPU register

**Description** This instruction sets the interrupt target CPU (TCPU) register. The TCPU register can be set to either all ones, to indicate any CPU may be selected for interrupt delivery, or to a valid CPUID to vector all interrupts to the specified CPU.

**Operation** TCPU = Sk;

**Exceptions** Ring violation (privileged instruction)

**Notes** Interrupts must be successfully disabled using `ds i` before this instruction is executed. Otherwise, unpredictable results can occur.



# mov Sk,TID

## Move register (scalar to thread ID)

**Purpose** To move the contents of a scalar to the thread ID (TID) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov Sk,TID	E0		7CB0	0111110010100	None	Load TID from scalar

**Description** This instruction sets the current thread ID (TID) register to the value in Sk.

**Operation** `THREAD_ID = Sk <4..0>;`

**Exceptions** Ring violation (privileged instruction)

**Notes** The TID being loaded should not be allocatable in the thread allocation mask.



# mov Sk,TOC

## Move register (scalar to TOC)

**Purpose** To move the contents of a scalar register to the time-of-century counter (TOC).

**Application** C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov Sk,TOC	E0	7C30	0111110000110	None	Move a scalar to TOC

**Description** This instruction loads the time-of-century counter with the value of the scalar register Sk.

**Operation** TOC = Sk <>;

**Exceptions** Ring violation (privileged instruction)

**Notes** Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 10, "Timers," for more information on the TOC.



# mov Sk,TTR

## Move register (scalar to thread timer)

**Purpose** To move scalar register to thread timer register (TTR)

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov Sk,TTR	E0	7C20	0111110000100	None	Move scalar to TTR

**Description** This instruction is used to initialize the current thread timer register (TTR) from a scalar register.

**Operation** `THREAD_TIMER = Sk;`


# mov Si,Sj,Vk

## Move register (scalar to vector element)

**Purpose** To copy the contents of a scalar register to a vector register element

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mov Si,Sj,Vk	ST	8200	1000001	None	Move a scalar to a vector element

**Description**

The contents of scalar register Si replace the contents of element Vk pointed to by Sj<6..0>. Bits Sj<63..7> are ignored.

**Operation**

$Vk[Sj<6..0>] = Si;$


# mov.w Sk, VL

## Move register (scalar to VL)

**Purpose** To copy the contents of a scalar register (Sk) to the vector length (VL) register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov.w Sk, VL	ST		7DB8	0111110110111	None	Move Sk to VL

**Description** The `mov Sk, VL` instruction replaces the contents of the VL register with the contents of scalar vector register, under control of the vector merge (VM) register.

**Operation**

```

if (Ak < 128) {
    VL = 128; }
else {
    if (Ak < 0) {
        VL = 0; }
    else {
        if Ak > 125 {
            VL = 128 }
        else {
            VL = Ak; } } }
    
```


# mov Sj,VM,Sk

Move register (VM to scalar)

**Purpose** To copy half of the contents from the vector merge (VM) register to a scalar register.

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov Sj,VM,Sk	ST		6140	0110000101	None	Load Sk from VM(Sj)

**Description** If Sj is 0, the contents of scalar register Sk are replaced with the contents of VM<63..0>. If Sj is 1, the contents of scalar register Sk are replaced with the contents of VM<127..64>.

**Operation**

```

if (Sj == 0) {
    Sk = VM<63..0>; }
else {
    Sk = VM<127..64>; }

```



# mov Sk,VML

## Move register (scalar to VM lower)

**Purpose** To move a scalar register to the lower longword of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov Sk,VML	E0	7C50	0111110001010	None	Load VM<63..0> from Sk

**Description** The contents of the lower longword of VM are replaced with the contents of Sk.

**Operation** VM<63..0> = Sk;



# mov Sk,VMU

## Move register (scalar to VM upper)

**Purpose** To move a scalar register to the upper longword of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov Sk,VMU	E0	7C40	0111110001000	None	Load VM<127..64> from Sk

**Description** The contents of the upper longword of VM are replaced with the contents of Sk.

**Operation** VM<127..64> = Sk;


# mov.w Sk,VS

## Move register (scalar to VS)

**Purpose** To copy the contents of a scalar register Sk to the vector stride (VS) register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov.w Sk,VS	ST	7DA8	0111110110101	None	Move Sk to VS

**Description** The least significant 32 bits of scalar register Sk replace the contents of VS.

**Operation** VS = Sk <31..0>;


# mov Sk, VV

## Move register (scalar to VV)

**Purpose** To copy the least significant bit of a scalar register to the vector valid (VV) flag

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov Sk, VV	ST		7D70	0111110101110	None	Move scalar to vector valid flag

**Description** The least significant bit of scalar register Sk replaces the VV flag.

**Operation**  $VV = Sk<0>;$

**Exceptions** Ring violation (privileged instruction)

- Notes**
1. For C100 Series CPUs only, the current ring of execution must be 0 or a privileged instruction exception will occur.
  2. For multiprocessing C Series CPUs, if the current ring of execution is ring 0, the `mov Sk, VV` operation is performed as described by the preceding operation pseudocode. If the current ring of execution is ring 1-4, the `mov Sk, VV` operation is not performed, that is, a `nop` (no operation) is performed.



# mov TCPU,Sk

## Move register (TCPU to a scalar)

**Purpose** To move the interrupt target CPU register (TCPU) to a scalar register

**Application** C200/C3200 Series CPUs  
(undefined code on C3400 and C3800 Series CPUs)

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov TCPU,Sk	E0	7C78	0111110001111	None	Move TCPU register to a scalar

**Description** This instruction reads the interrupt target CPU (TCPU) register, which contains either a valid target CPUID or all ones.

**Operation** Sk = TCPU;

**Exceptions** Ring violation (privileged instruction)



# mov TID,Sk

## Move register (thread ID to a scalar)

**Purpose** To move the thread ID (TID) register to a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov TID,Sk	E0	7CB8	0111110010101	None	Move TID register to a scalar

**Description** This instruction copies the thread ID (TID) for this CPU into Sk. The value moved to Sk is a zero-extended longword between 0 and the maximum number of threads.

**Operation** Sk = THREAD\_ID;



# mov TOC,Sk

## Move register (TOC to a scalar)

**Purpose** To move the time-of-century (TOC) counter to a scalar register

**Application** C130, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov TOC,Sk	E0	7C10	0111110000010	None	Move TOC counter to a scalar

**Description** This instruction reads a pointer to the TOC counter from ring 0 page 0, and then combines the 4 16-bit I/O locations that define the clock into scalar register Sk.

**Operation** Sk = TOC;

**Notes** Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 10, "Timers," for more information on the TOC.

# mov TTR,Sk

## Move register (thread timer to a scalar)


Purpose

To move the thread timer register (TTR) to a scalar register

Application

C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
mov TTR,Sk	E0	7C28	0111110000101	None	Move TTR to a scalar

Description

This instruction copies the value in the thread timer register (TTR) to a scalar register.

Operation

Sk = THREAD\_TIMER;

Notes

This instruction has no effect on the timer register.


# mov VL,Ak

## Move register (VL to an address)

**Purpose** To copy the contents of the vector length (VL) register to an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov VL,Ak	ST	7D90	0111110110010	None	Move VL to Ak

**Description** The contents of Ak are replaced with the contents of VL.

**Operation** Ak = VL;


# mov.w VL,Sk

## Move register (VL to a scalar)

**Purpose** To copy the contents of the vector length (VL) register to a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mov.w VL,Sk	ST	7DB0	0111110110110	None	Move VL to Sk

**Description**

The contents of scalar register Sk are replaced with the contents of VL.

**Operation**

Sk <31..0> = VL;



# mov VML,Sk

## Move register (VM lower to a scalar)

**Purpose** To move the lower longwords of the vector merge (VM) register to a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov VML,Sk	E0	7C58	0111110001011	None	Load Sk from VM<63..0>

**Description** The contents of Sk are replaced by the lower longword of the VM register.

**Operation** Sk = VM<63..0>;



# mov VMU,Sk

## Move register (VM upper to a scalar)

**Purpose** To move the upper longword of the vector merge (VM) register to a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov VMU,Sk	E0	7C48	0111110001001	None	Load Sk from VM<127..64>

**Description** The contents of Sk are replaced by the upper longword of the VM register.

**Operation** Sk = VM<127..64>;


# mov Vi,Sj,Sk

## Move register (vector element to a scalar)

**Purpose** To copy the contents of a vector element into a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mov Vi,Sj,Sk	ST	8000	1000000	None	Move a vector element to a scalar

**Description**

The element of vector register Vi specified by Sj <6..0> replaces the contents of Sk.

**Operation**

$S_k = V_i[S_j<6..0>];$


# mov VS,Ak

## Move register (VS to an address)

**Purpose** To copy the contents of the vector stride (VS) register to an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mov VS,Ak		ST	7D80	0111110110000	None	Move VS to Ak

**Description** The contents of the VS register replace the contents of address register Ak.

**Operation** Ak = VS ;


# mov.w VS,Sk

## Move register (VS to a scalar)

**Purpose** To copy the contents of the vector stride (VS) register to a scalar register Sk

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mov.w VS,Sk	ST	7DA0	0111110110100	None	Move VS to Sk

**Description** The contents of VS replace the least significant 32 bits of scalar register Sk.

**Operation** Sk<31..0> = VS;


# mski Sk

## Mask interrupt

**Purpose** To mask the virtual channels

**Application** C100 Series CPUs only

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mski Sk	ST		7D60	0111110101100	None	Mask out interrupt

**Description** Sk <7..0> replaces the interrupt mask register. Bit <i> masks out virtual channel i; a zero inhibits the interrupt from a channel. When concurrent interrupts occur, the lowest numbered interrupts are serviced first.

**Operation** Set the interrupt mask to Sk<7..0>

**Exceptions** Ring violation (privileged instruction)

**Notes** The operating system must explicitly perform mski during interrupt service. This may require the saving of any previous mask values.


# msync

## Synchronize memory

**Purpose** To wait for all previous memory stores and loads to complete

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
msync	ST		7D58	0111110101011	None	Synchronize stores/loads to memory

**Description** This instruction will wait (not complete) if the CPU has store data or load data in the memory pipeline. This allows a producer process to know that data has reached memory prior to informing a consumer process of its presence. In addition, this allows a consumer process to complete loading all data prior to informing a producer process of load completion.

**Operation**

```
while (memory_pipeline != EMPTY) {
    wait(); }
```

**Note** The X field is unused.


# mul.{h|w} #{n|N},Ak

## Multiply registers (address by immediate)


**Purpose** To multiply the contents of an address register by an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



—OR—



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	mul.h #n,Ak	ST	5C80	0101110010	AIV	Multiply short immediate address halfword
	mul.w #n,Ak	ST	5CC0	0101110011	AIV	Multiply short immediate address word
	mul.h #N,Ak	ST	1600	0001011100	AIV	Multiply immediate address halfword
	mul.w #N,Ak	ST	1680	0001011101	AIV	Multiply immediate address word

**Description** The product of the contents of address register Ak and either the short immediate operand (#n) or the sign-extended long immediate operand (#N, length indicated by L) replaces the contents of Ak. Sign extension does not occur for the 3 bits of the short immediate form.

**Operation** Ak = Ak \* Immediate;

**Exceptions** h | w Integer overflow

**Note** The precision of the result is equal to the precision of the specified register and immediate.



# mul.{h|w|s} #N,Sk

## Multiply registers (scalar by immediate)

**Purpose** To multiply the contents of a scalar register by an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mul.h #N,Sk	ST	1608	000101100	SIV	Multiply scalar/immediate integer halfword
mul.w #N,Sk	ST	1688	000101101	SIV	Multiply scalar/immediate integer word
mul.s #N,Sk	ST	1908	000110010	RO,OV,UN	Multiply scalar/immediate single float

**Description**

The product of the contents of the sign-extended long immediate operand (#N, length indicated by L) and the contents of scalar register Sk replaces the contents of Sk.

**Operation**

$Sk = Sk * Immediate;$

**Exceptions**

h   w	Integer overflow
s	Exponent overflow Exponent underflow Reserved operand

**Note**

The precision of the result is equal to the precision of the specified register and immediate operand.

# mul.{h|w} Aj,Ak

## Multiply registers (address by address)

**Purpose** To multiply the contents of two address registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
mul.h Aj,Ak		ST	5C00	0101110000	AIV	Multiply address register halfword
mul.w Aj,Ak		ST	5C40	0101110001	AIV	Multiply address register word

**Description** The product of the contents of address registers Aj and Ak replaces the contents of Ak.

**Operation**  $A_k = A_k * A_j;$

**Exceptions** h | w Integer overflow

**Note** The precision of the result is equal to the precision of the two specified registers.


# mul.{b|h|w|l|s|d} Sj,Sk

## Multiply registers (scalar by scalar)

**Purpose** To multiply the contents two scalar registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mul.b Sj,Sk	ST	5D00	0101110100	SIV	Multiply scalar/scalar integer byte
mul.h Sj,Sk	ST	5D40	0101110101	SIV	Multiply scalar/scalar integer halfword
mul.w Sj,Sk	ST	5D80	0101110110	SIV	Multiply scalar/scalar integer word
mul.l Sj,Sk	ST	5DC0	0101110111	SIV	Multiply scalar/scalar integer longword
mul.s Sj,Sk	ST	5700	0101011100	OV,UN,RO	Multiply scalar/scalar single float
mul.d Sj,Sk	ST	5740	0101011101	OV,UN,RO	Multiply scalar/scalar double float

**Description**

The product of the contents of scalar registers Sj and Sk replaces the contents of Sk.

**Operation**

$Sk = Sk * Sj;$

**Exceptions**

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

**Note**

The precision of the result is equal to the precision of the two specified registers.


# mul.{b|h|w|l|s|d} Vi,Sj,Vk

## Multiply registers (vector by scalar)

**Purpose** To multiply the contents of a vector register by the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mul.b Vi,Sj,Vk	ST	E800	1110100	SIV	Multiply vector/scalar integer byte
mul.h Vi,Sj,Vk	ST	EA00	1110101	SIV	Multiply vector/scalar integer halfword
mul.w Vi,Sj,Vk	ST	EC00	1110110	SIV	Multiply vector/scalar integer word
mul.l Vi,Sj,Vk	ST	EE00	1110111	SIV	Multiply vector/scalar integer longword
mul.s Vi,Sj,Vk	ST	9800	1001100	OV,UN,RO	Multiply vector/scalar single float
mul.d Vi,Sj,Vk	ST	9A00	1001101	OV,UN,RO	Multiply vector/scalar double float

**Description**

The contents of each of the first VL elements of vector register Vk is replaced by the product of the contents of the corresponding element of Vi and the contents of scalar register Sj.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] * Sj; }
```

**Exceptions**

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

**Note**

The precision of the result is equal to the precision of the specified registers.

# mul.{b|h|w|l|s|d}.{t|f} Vi,Sj,Vk

## Multiply registers (vector by scalar) (masked)



**Purpose**

To multiply a vector by a scalar under control of the vector merge (VM) register

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mul.b.t Vi,Sj,Vk	E1	E800	1110100	SIV	Multiply vector/scalar byte (VM)
mul.b.f Vi,Sj,Vk	E0	E800	1110100	SIV	Multiply vector/scalar byte (!VM)
mul.h.t Vi,Sj,Vk	E1	EA00	1110101	SIV	Multiply vector/scalar halfword (VM)
mul.h.f Vi,Sj,Vk	E0	EA00	1110101	SIV	Multiply vector/scalar halfword (!VM)
mul.w.t Vi,Sj,Vk	E1	EC00	1110110	SIV	Multiply vector/scalar word (VM)
mul.w.f Vi,Sj,Vk	E0	EC00	1110110	SIV	Multiply vector/scalar word (!VM)
mul.l.t Vi,Sj,Vk	E1	EE00	1110111	SIV	Multiply vector/scalar longword (VM)
mul.l.f Vi,Sj,Vk	E0	EE00	1110111	SIV	Multiply vector/scalar longword (!VM)
mul.s.t Vi,Sj,Vk	E1	9800	1001100	OV,UN,RO	Multiply vector/scalar single (VM)
mul.s.f Vi,Sj,Vk	E0	9800	1001100	OV,UN,RO	Multiply vector/scalar single (!VM)
mul.d.t Vi,Sj,Vk	E1	9A00	1001101	OV,UN,RO	Multiply vector/scalar double (VM)
mul.d.f Vi,Sj,Vk	E0	9A00	1001101	OV,UN,RO	Multiply vector/scalar double (!VM)

## Description

The contents of each of the first VL elements of vector register Vk is replaced by the product of the contents of the corresponding element of Vi and the contents of scalar register Sj, only if the corresponding VM bit is set (for .t) or clear (for .f).

## Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] * Sj; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] * Sj; } } /* end of for loop */
    break; } /* end of switch */
```

## Exceptions

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

## Note

The precision of the result is equal to the precision of the specified registers.


# mul.{b|h|w|l|s|d} Vi, Vj, Vk

## Multiply registers (vector by vector)

**Purpose** To multiply the corresponding elements of two vector registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mul.b Vi, Vj, Vk	ST	E000	1110000	SIV	Multiply vector/vector integer byte
mul.h Vi, Vj, Vk	ST	E200	1110001	SIV	Multiply vector/vector integer halfword
mul.w Vi, Vj, Vk	ST	E400	1110010	SIV	Multiply vector/vector integer word
mul.l Vi, Vj, Vk	ST	E600	1110011	SIV	Multiply vector/vector integer longword
mul.s Vi, Vj, Vk	ST	9000	1001000	OV,UN,RO	Multiply vector/vector single float
mul.d Vi, Vj, Vk	ST	9200	1001001	OV,UN,RO	Multiply vector/vector double float

**Description**

The product of the contents of the corresponding elements of Vi and Vj replaces the contents of the first VL elements of vector register Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    vk[a] = vi[a] * vj[a];
}
```

**Exceptions**

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

**Note**

The precision of the result is equal to the precision of the specified registers.



# mul.{b|h|w|l|s|d}.{t|f} Vi, Vj, Vk

## Multiply registers (vector by vector) (masked)

**Purpose** To multiply two vectors under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
mul.b.t Vi, Vj, Vk	E1	E000	1110000	SIV	Multiply byte vectors (VM)
mul.b.f Vi, Vj, Vk	E0	E000	1110000	SIV	Multiply byte vectors (IVM)
mul.h.t Vi, Vj, Vk	E1	E200	1110001	SIV	Multiply halfword vectors (VM)
mul.h.f Vi, Vj, Vk	E0	E200	1110001	SIV	Multiply halfword vectors (IVM)
mul.w.t Vi, Vj, Vk	E1	E400	1110010	SIV	Multiply word vectors (VM)
mul.w.f Vi, Vj, Vk	E0	E400	1110010	SIV	Multiply word vectors (IVM)
mul.l.t Vi, Vj, Vk	E1	E600	1110011	SIV	Multiply longword vectors (VM)
mul.l.f Vi, Vj, Vk	E0	E600	1110011	SIV	Multiply longword vectors (IVM)
mul.s.t Vi, Vj, Vk	E1	9000	1001000	OV,UN, RO	Multiply single vectors (VM)
mul.s.f Vi, Vj, Vk	E0	9000	1001000	OV,UN, RO	Multiply single vectors (IVM)
mul.d.t Vi, Vj, Vk	E1	9200	1001001	OV,UN, RO	Multiply double vectors (VM)
mul.d.f Vi, Vj, Vk	E0	9200	1001001	OV,UN, RO	Multiply double vectors (IVM)

# mul.{b|h|w|l|s|d}.t{f} Vi,Vj,Vk

## Description

The contents of each of the first VL elements of vector register Vk is replaced by the product of the contents of the corresponding elements of Vi and Vj, only if the corresponding VM bit is set (for .t) or clear (for .f).

## Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] * Vj[a]; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] * Vj[a]; } } /* end of for loop */
    break; } /* end of switch */
```

## Exceptions

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

## Notes

The precision of the result is equal to the precision of the specified registers.

# neg.{h|w} Aj,Ak

Negate register (address)


Purpose

To negate arithmetically the contents of an address register

Application

C100, C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
neg.h Aj,Ak	ST	5680	0101011010	C,AIV	Negate address register halfword
neg.w Aj,Ak	ST	56C0	0101011011	C,AIV	Negate address register word

Description

The two's complement of address register Aj replaces the contents of Ak.

Operation

$A_k = 0 - A_j;$

Exceptions

h|w                      Integer overflow

Note

Overflow can occur for the negation of the most negative integer.


# neg.{b|h|w|l|s|d} Sj,Sk

Negate register (scalar)

**Purpose** To negate arithmetically the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
neg.b Sj,Sk	ST	6F00	0110111100	SIV	Negate scalar/scalar integer byte
neg.h Sj,Sk	ST	6F40	0110111101	SIV	Negate scalar/scalar integer halfword
neg.w Sj,Sk	ST	6F80	0110111110	SIV	Negate scalar/scalar integer word
neg.l Sj,Sk	ST	6FC0	0110111111	SIV	Negate scalar/scalar integer longword
neg.s Sj,Sk	ST	6580	0110010110	RO	Negate scalar/scalar single float
neg.d Sj,Sk	ST	65C0	0110010111	RO	Negate scalar/scalar double float

**Description**

The arithmetic negation of scalar register Sj replaces Sk. The result is identical to subtracting Sj from 0.

**Operation**

$$Sk = 0 - Sj;$$

**Exceptions**

b|h|w|l      Integer overflow

s|d          Reserved operand

**Note**

Overflow can occur for the negation of the most negative integer.


# neg.{b|h|w|l|s|d} Vj,Vk

Negate register (vector)

**Purpose** To negate arithmetically the contents of a vector register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
neg.b Vj,Vk	ST	6E00	0110111000	SIV	Negate vector/vector integer byte
neg.h Vj,Vk	ST	6E40	0110111001	SIV	Negate vector/vector integer halfword
neg.w Vj,Vk	ST	6E80	0110111010	SIV	Negate vector/vector integer word
neg.l Vj,Vk	ST	6EC0	0110111011	SIV	Negate vector/vector integer longword
neg.s Vj,Vk	ST	6480	0110010010	RO	Negate vector/vector single float
neg.d Vj,Vk	ST	64C0	0110010011	RO	Negate vector/vector double float

**Description**

The contents of each of the first VL elements of vector register Vk is replaced by zero minus the contents of the corresponding element of Vj.

**Operation**

```
for (a = 0; a < VL; a++) {
    vk[a] = 0 - Vj[a]; }
```

**Exceptions**

b h w l	Integer overflow
s d	Reserved operand

**Note**

Overflow can occur for the negation of the most negative integer.


# neg.{b|h|w|l|s|d}.{t|f} Vj,Vk

Negate register (vector) (masked)

**Purpose** To negate a vector under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
neg.b.t Vj,Vk	E1	6E00	0110111000	SIV	Negate byte vector (VM)
neg.b.f Vj,Vk	E0	6E00	0110111000	SIV	Negate byte vector (!VM)
neg.h.t Vj,Vk	E1	6E40	0110111001	SIV	Negate halfword (VM)
neg.h.f Vj,Vk	E0	6E40	0110111001	SIV	egate halfword (!VM)
neg.w.t Vj,Vk	E1	6E80	0110111010	SIV	Negate word (VM)
neg.w.f Vj,Vk	E0	6E80	0110111010	SIV	Negate word (!VM)
neg.l.t Vj,Vk	E1	6EC0	0110111011	SIV	Negate longword (VM)
neg.l.f Vj,Vk	E0	6EC0	0110111011	SIV	Negate longword (!VM)
neg.s.t Vj,Vk	E1	6480	0110010010	RO	Negate single (VM)
neg.s.f Vj,Vk	E0	6480	0110010010	RO	Negate single (!VM)
neg.d.t Vj,Vk	E1	64C0	0110010011	RO	Negate double (VM)
neg.d.f Vj,Vk	E0	64C0	0110010011	RO	Negate double (!VM)

---

neg.{b|h|w|l|s|d}.*{t|f}* Vj,Vk

---

Description

The contents of each of the first VL elements of vector register V<sub>k</sub> is replaced by zero minus the contents of the corresponding element of V<sub>j</sub>, only if the corresponding VM bit is set (for .t) or clear (for .f).

---

Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = 0 - Vj[a]; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = 0 - Vj[a]; } } /* end of for loop */
    break; } /* end of switch */
```

---

Exceptions

b h w l	Integer overflow
s d	Reserved operand

---

Note

Overflow can occur for the negation of the most negative integer.

# nop

No operation

Purpose To perform no operation

Application C100, C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
nop	ST	7000	01110000	None	No operation (branch never)

Description This instruction performs no operation.

Operation Perform no operation;

Notes The X field is unused.


# not Aj,Ak

## Complement register (address)

**Purpose** To complement the contents of an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
not Aj,Ak	ST		52C0	0101001011	None	Complement address register

**Description** The one's complement of the contents of address register Aj replaces the contents of Ak.

**Operation**  $A_k = \sim A_j;$


# not Sj,Sk

## Complement register (scalar)

**Purpose** To complement the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
not Sj,Sk	ST		53C0	0101001111	None	Complement scalar/scalar

**Description** The one's complement of scalar register Sj replaces the contents of Sk.

**Operation**  $S_k = \sim S_j;$


# not Vj,Vk

## Complement register (vector)

**Purpose** To complement the elements of a vector

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
not Vj,Vk	ST		62C0	0110001011	None	Complement a vector

**Description** The one's complement of the contents of the contents of each of the first VL elements of vector register Vj replaces the corresponding elements of Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    vk[a] = ~Vj[a]; }
```



# not.{t|f} Vj, Vk

## Complement register (vector) (masked)

**Purpose** To complement the contents of a vector under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
not.t Vj,Vk	E1		62C0	0110001011	None	Complement a vector (VM)
not.f Vj,Vk	E0		62C0	0110001011	None	Complement a vector (IVM)

**Description** The one's complement of the contents of each of the first VL elements of vector register Vj replaces the corresponding elements of Vk, only if the corresponding VM bit is set (for .t) or clear (for .f).

**Operation**

```

switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = ~Vj[a]; } /* end of for loop */
    } break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = ~Vj[a]; } /* end of for loop */
    } break; /* end of switch */
}

```



# or #N,Ak

## Or register (address with immediate)

**Purpose** To or the contents of an address register and an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic or #N,Ak	Space	Hex	Binary	PSW	Description
	ST	1280	000100101	None	Or immediate to address register

**Description**

The logical or of the sign-extended long immediate operand (#N, length indicated by L) and the contents of address register Ak replace the contents of Ak.

**Operation**

$Ak = Ak \mid \text{Immediate};$



# or #N,Sk

## Or register (scalar with immediate)

**Purpose** To or the contents of a scalar register and an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
or #N,Sk		ST	1288	000100101	None	Or scalar/immediate

**Description** The logical `OR` of the sign-extended long immediate operand (`#N`, length indicated by `L`) and the contents of the least significant 32 bits of scalar register `Sk` replaces the least significant 32 bits of `Sk`. The most significant 32 bits of `Sk` are not affected.

**Operation**  $Sk\langle 31..0 \rangle = Sk\langle 31..0 \rangle | \text{Immediate};$


# or Aj, Ak

## Or registers (address with address)

**Purpose** To or the contents of two address registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
or Aj, Ak	ST		5240	0101001001	None	Or address register

**Description** The logical or of the contents of address registers Aj and Ak replaces the contents of Ak.

**Operation**  $A_k = A_k \mid A_j;$


# or Sj,Sk

## Or registers (scalar with scalar)

**Purpose** To or the contents of two scalar registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
or Sj,Sk		ST	5340	0101001101	None	Or scalar/scalar

**Description** The logical or of the contents of scalar registers Sj and Sk replaces the contents of Sk.

**Operation**  $S_k = S_k \mid S_j;$


# or Vi, Sj, Vk

## Or registers (vector with scalar)

**Purpose** To or the elements of a vector register and the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
or Vi, Sj, Vk	ST	AA00	1010101	None	Or vector/scalar	

**Description** The logical or of the contents of the corresponding element of Vi and the contents of scalar register Sj replaces each of the first VL elements of vector register Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] | Sj; }
```



# or.{t|f} Vi,Sj,Vk

Or register (vector with scalar) (masked)

**Purpose** To **or** the contents of a vector and a scalar under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
or.t Vi,Sj,Vk	E1	AA00	1010101	None	Or vector/scalar (VM)	
or.f Vi,Sj,Vk	E0	AA00	1010101	None	Or vector/scalar (!VM)	

**Description** Each of the first VL elements of vector register Vk is replaced by the logical **or** of the contents of the corresponding element of Vi and the contents of scalar register Sj if the corresponding VM bit is set (for **.t**) or clear (for **.f**).

**Operation**

```

switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] | Sj; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] | Sj; } } /* end of for loop */
    break; } /* end of switch */

```


# or Vi, Vj, Vk

Or registers (vector with vector)

Purpose To or the elements of two vector registers

Application C100, C200/C3200, C3400, C3800 Series CPUs

Format



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
or Vi, Vj, Vk	ST	A200	1010001	None	Or two vectors	

Description The logical or of the contents of the corresponding elements of Vi and Vj replaces each of the first VL elements of vector register Vk.

Operation

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] | Vj[a]; }
```



# or.{t|f} Vi, Vj, Vk

Or registers (vector with vector) (masked)

**Purpose** To `or` the contents of two vectors under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
<code>or.t Vi, Vj, Vk</code>	E1	A200	1010001	None	Or two vectors (VM)
<code>or.f Vi, Vj, Vk</code>	E0	A200	1010001	None	Or two vectors (!VM)

**Description**

The contents of each of the first VL elements of vector register Vk is replaced by the logical `or` of the contents of the corresponding elements of Vi and Vj, only if the corresponding VM bit is set (for `.t`) or clear (for `.f`).

**Operation**

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] | Vj[a]; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] | Vj[a]; } } /* end of for loop */
    break; } /* end of switch */
```


# parity {Vk|Sk}

## Exclusive or reduce register (vector)

**Purpose** To exclusive or reduce all the elements of a vector register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
parity Vk		ST	7E30	0111111000110	None	Exclusive or reduce a vector

**Description** The exclusive or of all 64 bits of the contents of scalar register Sk and the first VL elements of vector register Vk replace Sk. r reduce a vector

**Operation**

```
for (a = 0; a < VL; a++) {
    Sk = Sk ^ Vk[a]; }
```

- Notes**
1. Initialize the scalar register properly for the first use of this instruction (usually to 0).
  2. Either Vk or Sk may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).

# parity.{t|f} {Vk|Sk}

## Exclusive or reduce register (vector) (masked)



**Purpose**

To `exclusive or` or reduce the elements of a subset of a vector register under control of the vector merge (VM) register

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
parity.t Vk	E1	7E30	0111111000110	None	Exclusive or reduce vector (VM)
parity.f Vk	E0	7E30	0111111000110	None	Exclusive or reduce vector (!VM)

**Description**

The `exclusive or` of all 64 bits of the contents of scalar register `Sk` and the first `VL` elements of vector register `Vk` replace `Sk`, only if the corresponding VM bit is set (for `.t`) or clear (for `.f`).

**Operation**

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Sk = Sk ^ Vk[a]; } /* end of for loop */
    } break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Sk = Sk ^ Vk[a]; } /* end of for loop */
    } break; } /* end of switch */
```

## Notes

1. Initialize the scalar register properly for the first use of this instruction (usually to 0).
2. Either  $V_k$  or  $S_k$  may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs:  $(V_0, S_0)$ ,  $(V_1, S_1)$ ,  $(V_2, S_2)$ ,  $(V_3, S_3)$ ,  $(V_4, S_4)$ ,  $(V_5, S_5)$ ,  $(V_6, S_6)$ ,  $(V_7, S_7)$

# pate Ak

## Purge ATU entry

---


**Purpose** To purge an address translation unit (ATU) entry

---

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

---

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
pate Ak		ST	7C28	0111110000101	None	Purge ATU entry

---

**Description** If there is an ATU entry associated with the address contained in address register Ak, that ATU entry is purged (marked invalid). All other ATU entries are left unchanged.

The pate Ak instruction is typically used when a page frame is added to the working set of a process after an Address Translation Fault (ATF). The ATU information concerning that page is invalid after the fault has been resolved by the operating system; hence, the ATU entry must be purged.

**Operation**

```
if (CPU == C200) { /* multiprocessing C Series */
    ATU_valid_bit(Ak) = 0; /* purge All CPU(s) */ }
else { /* C100 Series */
    ATU_valid_bit(Ak) = 0; /* purge All CPU(s) */
    (Purge L_cache);
    (Purge I_cache); }
```

---

**Exceptions** Ring violation (privileged instruction)

---

**Notes**


For C200/C3200, C3400, C3800 Series CPUs:

1. All the entries in each CPU's ATU are purged.
2. The logical cache (Lcache) or the instruction cache (Icache) are not purged.

**Purpose** To purge all address translation unit (ATU) entries

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
patu		ST	7C20	0111110000100	None	Purge the entire ATU

**Description** All entries in the ATU are purged, including the logical and instruction caches.

**Operation**

```

if (CPU == C200) { /* multiprocessing C Series */
    All_CPUs_ATU_valid_bits = 0; }
else { /* C100 Series only */
    ATU_valid_bits = 0;
    (Purge L_cache);
    (Purge I_cache); }

```


**Exception** Ring violation (privileged instruction)

- Notes**
1. For multiprocessing C Series CPUs:
    - All the entries in each CPU's ATU are purged.
    - The logical cache (Lcache) or the instruction cache (Icache) are not purged.
  2. The X field is unused.

**Purpose** To force all threads associated with the current process to stop execution

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
pbkpt		ST	7DC8	0111110111001	See note 1	Force process breakpoint exception

**Description** A ring 0 system exception occurs for all threads in rings greater than or equal to the ring of execution. The process breakpoint bit in all trap instruction registers is set to indicate a process breakpoint. The ring 0 exception handler is executed with a code of 0x14 and qualifier of 0.

**Operation**

```

Set the process breakpoint bit in all trap instruction
registers greater than or equal to the ring of
execution);
Allocate a ring 0 stack if crossing rings;
psw[FRL] = 01;      /* extended frame */
push(thread_timer);
push(S0); push(S1); push(S2); push(S3); push(S4);
push(S5); push(S6); push(S7); push(A0); push(A1);
push(A2); push(A3); push(A4); push(A5); push(A6);
push(A7);
push(PSW); push(next_instruction_address);
psw[FRL] = 0; psw[C] = 0; psw[SC] = 0; psw[AIV] = 0;
psw[ADZ] = 0; psw[UN] = 0; psw[OV] = 0; psw[FDZ] = 0;
psw[RO] = 0; psw[SIV] = 0; psw[SDZ] = 0; psw[FIN] = 0;
SP = SP - 112;      /* Extended return block */
FP = SP;
A5 = 0x00001400;
S0 = (trap instruction register that trapped);
Enter the ring 0 system exception handler;

```

## Notes

- 
1. The PSW is cleared to all zero after the PSW is pushed on the stack.
  2. The trap condition remains outstanding until all bits in the hardware communication trap instruction register are cleared. If a thread attempts to return to an outer ring that has any bits set in the ring's trap instruction register, it will immediately enter the ring 0 exception handler.
  3. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 12. "Operating system exceptions," for a more detailed explanation of the pbkpt instruction.
  4. The X field is unused.


# pfork *effa*,Ak

## Post a fork

**Purpose** To post the need for a CPU to join in an ongoing process

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	pfork	<i>effa</i> ,Ak	ST	2300	0010001100	See note 1 Post a fork

**Description** This instruction posts a fork which can be taken by any CPU to create a concurrent thread of execution at the specified effective address. If a fork is already posted, it must be taken prior to posting another. Address carry (C) is cleared to 0 if a fork is already posted, and is set to 1 if the posting of the fork was successful.

Note that the `snd` operation to `forklck` loads FP into `fork.FP` and AP into `fork.AP`. The communication registers are loaded only if `forklck` is zero, that is, there is no currently posted fork. Similarly, the `snd` operation to `forkposted` loads the constant "PFORKED" into `fork.type` and Ak into `fork.SP`.

**Operation** Set the hardware communication fork event registers in the current CIR, posting the need for another CPU to join the process:

```
if ( C = snd.l(forklck, FP::AP) ) { /* C = 1 if snd()
succeeds */
    fork.PC = effa;
    fork.PSW = PSW;
    fork.source_PC = PC;
    snd.l(forkposted, PFORKED::Ak); }
```

Notes

1. At most, `pfork` will add one CPU to the process. Use `spawn` to attempt to add multiple CPUs to a process.
2. Once a fork is posted, the fork must either be taken by a CPU or cleared with `cfork P` before another fork can be successfully posted.
3. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 9, "Multiprocessor management," for more information on `pfork` and forking operations.




# plc.t Sj,Sk

## Population count (scalar)

**Purpose** To determine the number of ones in a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
plc.t Sj,Sk	ST	4580	0100010110	None	Count the number of ones in Sj	

**Description** The number of 1 bits in the 64 bits of scalar register Sj replaces the contents of Sk.

**Operation**

```
temp = 0;
for (a = 0; a <= 63; a++) {
    if (Sj<a> == 1) { temp = temp + 1; } }
Sk = temp;
```


# plc.t Vj, Vk

## Population count (vector)

**Purpose** To count the number of ones in each vector element

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
plc.t Vj, Vk	ST	6340	0110001101	None	Population count of a vector	

**Description** The number of one bits contained in the 64 bits of the corresponding element of Vj replaces each of the first VL elements of Vk.

**Operation**

```

for (a = 0; a < VL; a++) {
    temp = 0;
    for (b = 0; b <= 63; b++) {
        if (Vj[a]<b> == 1) {
            temp = temp + 1; } }
    Vk[a] = temp; }

```

# plc.t.{t|f} Vj,Vk

## Population count (vector) (masked)



Purpose

To count the number of ones in each vector element under control of the vector merge (VM) register

Application

C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
plc.t.t Vj,Vk	E1	6340	0110001101	None	Population count of vector (VM)
plc.t.f Vj,Vk	E0	6340	0110001101	None	Population count of vector (IVM)

## plc.t.{t|f} Vj,Vk

### Description

---

The contents of each of the first VL elements of Vk is replaced by the number of one bits contained in the 64 bits of the corresponding element of Vj, only if the corresponding VM bit is set (for .t) or clear (for .f).

---

### Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        temp = 0;
        for (b = 0; b <= 63; j++) {
          if (Vj<b> == 1) {
            temp = temp + 1; } }
        Vk[a] = temp; } } /* end of for loop */
    break; /* go to end of switch */

  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        temp = 0;
        for (b = 0; b <= 63; j++) {
          if (Vj<b> == 1) {
            temp = temp + 1; } }
        Vk[a] = temp; } } /* end of for loop */
    break; } /* end of switch */
```


# plc.{t|f} VM,Sk

Population count (VM)

**Purpose** To load the number of ones or zeros in vector merge (VM) into a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
plc.f VM,Sk	ST		7EE0	0111111011100	None	Load the number of zeros in VM into Sk
plc.t VM,Sk	ST		7EE8	0111111011101	None	Load the number of ones in VM into Sk

**Description** The number of one bits (for plc.t) or zeros bits (for plc.f) in the VM register replaces the contents of Sk.

**Operation**

```
temp = 0;
switch (E) { /* op code bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        temp = temp + 1; } } /* end of for loop */
    Sk = temp;
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        temp = temp + 1; } } /* end of for loop */
    Sk = temp;
    break; } /* end of switch */
```


# plch

## Purge logical cache

**Purpose** To purge the logical cache (Lcache)

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
plch		ST	7C38	0111110000111	None	Purge the Lcache

**Description** All the entries in the logical cache (Lcache) are purged.

**Operation** `Lcache_valid_bits = 0;`

- Notes**
1. Execution of this instruction on a C201, C202, C210, C220, C230, or C240 CPU complex has no effect.
  2. The `plch` instruction enables the program to look anew at a location that may already be accelerated into the Lcache. If an I/O device (or I/O processor) changes a location whose contents have found their way into the the Lcache, the only guaranteed way to observe that change is to purge the Lcache.
  3. This instruction is not privileged.
  4. The X field is unused.



# pmod

## Purge modified bits

Purpose To purge the encached modified bits

Application C3400, C3800 Series CPUs

Format



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
pmod		E0	7C98	0111110010011	None	Purge the modified bits

Description All CPUs' local encachements of the modified bits are purged.

Operation Modified bits = 0;

Exception Ring violation (privileged instruction)

Note Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 4, "Physical address space," for more information on the modified bits.


# pop.w Ak

## Pop to address register

**Purpose** To pop a word from the stack into an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
pop.w Ak	ST	7D10	0111110100010	None	Pop word into address register

**Description**

The word found at the location referenced by address register A0 (the stack pointer) replaces the contents of Ak. A0 is then increased by 4.

**Operation**

$Ak = c(A0) ;$   
 $A0 = A0 + 4 ;$


# pop.{w|l} Sk

Pop to scalar register

**Purpose** To pop one element from the stack into a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
pop.w Sk	ST	7D30	0111110100110	None	Pop Sk<31..0> from the stack
pop.l Sk	ST	7D38	0111110100111	None	Pop Sk<63..0> from the stack

**Description**

**pop.w**—The word found at the location referenced by address register A0 (the stack pointer) replaces the lower 32 bits of scalar register Sk. A0 is then incremented by 4.

**pop.l**—The longword found at the location referenced by address register A0 (the stack pointer) replaces scalar register Sk. A0 is then incremented by 8.

**Operation**

```
Sk<31..0> = c(A0);      /* pop.w */
A0 = A0 + 4;
```

```
Sk = c(A0);             /* pop.l */
A0 = A0 + 8;
```




# popr *effa*,Ak

## Pop resource to address register

**Purpose** To pop a word from a resource structure into an address register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
popr Ak, <i>effa</i>		E0	0000100000	See note 1	Pop resource/address register

**Description**

The `popr` instruction atomically pops a word from the resource structure checking for underflow. If C is set to 0, then `popr` was unable to lock the resource structure, the pop operation failed, and SC is unmodified. If C is set to 1, the lock was successful and SC reflects the status of the operation. SC is 0 for a resource structure underflow, and SC is 1 for a successful pop operation.

**Operation**

```

if ( tas(effa.lock) ) {
    C = 1;
    if ( c(effa.data) == 0 ) {
        SC = 0; }
else {
    Ak = c(effa.data + c(effa.data));
    c(effa.data) = c(effa.data) - 4;
    SC = 1; }  tac(effa.lock); }
else {
    C = 0; }

```

## Notes

1. This instruction is atomic.
2. Address carry (C) and scalar carry (SC) are affected as described by the preceding operation pseudocode.
3. When an underflow occurs (that is, the resource structure is empty), the contents of Ak are undefined.
4. The "valid" byte of the resource structure is ignored.
5. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 7, "Process structures," for more information on the popr instruction and resource structures.



# pref

## Purge reference bits

Purpose To purge the encached reference bits

Application C3400, C3800 Series CPUs

Format



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
pref	E0		7C90	0111110010010	None	Purge the reference bits

Description All CPUs' local encachements of the reference bits are purged.

Operation Reference bits = 0;

Exceptions Ring violation (privileged instruction)

Note Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 4, "Physical address space," for more information on the reference bits.


# prod.{b|h|w|l|s|d} {Vk|Sk}

## Product vector register

**Purpose** To obtain the product of all elements of a vector register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
prod.b Vk	ST	7EC0	0111111011000	SIV	Multiply reduce a vector of bytes
prod.h Vk	ST	7EC8	0111111011001	SIV	Multiply reduce a vector of halfwords
prod.w Vk	ST	7ED0	0111111011010	SIV	Multiply reduce a vector of words
prod.l Vk	ST	7ED8	0111111011011	SIV	Multiply reduce a vector of longwords
prod.s Vk	ST	7E90	0111111010010	OV,UN,RO	Multiply reduce a vector of single float
prod.d Vk	ST	7E98	0111111010011	OV,UN,RO	Multiply reduce a vector of double float

**Description**

The product of the contents of scalar register Sk and the first VL elements of vector register Vk replaces Sk.

**Operation**

```
for (a = 0; a < VL; a++) {
    Sk = Sk * Vk[a]; } /* See following notes */
```

**Exceptions**

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

## prod.{b|h|w|l|s|d} {Vk|Sk}

---

### Notes

1. Initialize the scalar register properly for the first use of the `prod` reduce instruction (usually to 1).
2. The sequence of the products performed by the hardware is not identical to the pseudocode sequence as noted above, that is, it is implementation-specific. The C100 Series and multiprocessing C Series CPUs execute a different order of reduction and may get different results. For more information, refer to the discussion of vector operations in Chapter 2.
3. Either `Vk` or `Sk` may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).

# prod.{b|h|w|l|s|d}.{t|f} {Vk|Sk}

## Product vector register (masked)



**Purpose**

To obtain the product of a subset of the elements of a vector register under control of the vector merge (VM) register

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description	
prod.b.t	Vk	E1	7EC0	0111111011000	SIV	Multiply reduce byte vector (VM)
prod.b.f	Vk	E0	7EC0	0111111011000	SIV	Multiply reduce byte vector (IVM)
prod.h.t	Vk	E1	7EC8	0111111011001	SIV	Multiply reduce halfword vector (VM)
prod.h.f	Vk	E0	7EC8	0111111011001	SIV	Multiply reduce halfword vector (IVM)
prod.w.t	Vk	E1	7ED0	0111111011010	SIV	Multiply reduce word vector (VM)
prod.w.f	Vk	E0	7ED0	0111111011010	SIV	Multiply reduce word vector (IVM)
prod.l.t	Vk	E1	7ED8	0111111011011	SIV	Multiply reduce longword vector (VM)
prod.l.f	Vk	E0	7ED8	0111111011011	SIV	Multiply reduce longword vector (IVM)
prod.s.t	Vk	E1	7E90	0111111010010	OV,UN,RO	Multiply reduce single vector (VM)
prod.s.f	Vk	E0	7E90	0111111010010	OV,UN,RO	Multiply reduce single vector (IVM)
prod.d.t	Vk	E1	7E98	0111111010011	OV,UN,RO	Multiply reduce double vector (VM)
prod.d.f	Vk	E0	7E98	0111111010011	OV,UN,RO	Multiply reduce double vector (IVM)

## prod.{b|h|w||s|d}.{t|f} {Vk|Sk}

### Description

The product of the contents of scalar register Sk and the first VL elements of vector register Vk replaces Sk, only if elements the corresponding VM bit is set (for .t) or clear (for .f).

### Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Sk = Sk * Vk[a]; } } /* See notes below */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Sk = Sk * Vk[a]; } } /* See notes below */
    break; } /* end of switch */
```

### Exceptions

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

### Notes

1. Initialize the scalar register properly for the first use of the prod reduce instruction (usually to 1).
2. The sequence of the products performed by the hardware is not identical to the pseudocode sequence as noted above, that is, it is implementation-specific. The C100 Series and multiprocessing C Series CPUs execute the reduction in a different order and may get different results. For more information, refer to the discussion of vector operations in Chapter 2.
3. Either Vk or Sk may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).


# psh.w Ak

## Push address register

**Purpose** To push the contents of an address register onto the stack

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
psh.w Ak	ST		7D00	0111110100000	None	Push an address register

**Description** After A0 is decremented by 4, the contents of address register Ak replace the contents of the memory addressed by A0.

**Operation** A0 = A0 - 4; /\* See notes below \*/  
c (A0) = Ak;

- Notes**
1. The psh.w Ak operation performed by the hardware is not identical to the pseudocode sequence as noted above, that is, it is implementation-specific.
  2. C100 Series CPUs execute the decrement of A0 and the contents of address register Ak replace the contents of the memory addressed by A0.
  3. Multiprocessing C Series CPUs execute the decrement of A0 and the contents of address register Ak replace the contents of the memory addressed by A0 (A0 - 4), prior to the decrement of A0.




# pshea *effa*

## Push effective address to stack

Purpose To copy an effective address onto the stack

Application C100, C200/C3200, C3400, C3800 Series CPUs

Format



Op code	Mnemonic	Space	Hex	Binary	PSW	Description	
	pshea	<i>effa</i>	ST	0D00	00001101	None	Push effective address

Description The effective address is determined by evaluating the @, L, Aj, and address fields. Address register A0 is decremented by 4 and the effective address replaces the word of memory specified by the contents of A0.

Operation

$$c(A0-4) = \textit{effa};$$
$$A0 = A0 - 4;$$

- Notes
1. This instruction is useful for pushing arbitrary constants onto the stack.
  2. No ring violation occurs if the developed effective address references an inner ring.
  3. During address calculation, references to A0 as an index register are ignored. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 3, "General registers," for more information on address registers.
  4. The X field is unused.




# pshr Ak, effa

## Push address register to resource

**Purpose** To copy the address register onto a resource structure

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	pshr Ak, effa		E0	0900	0000100100	See note 1 Push address register/resource

**Description** The pshr instruction atomically pushes a word onto a resource structure and returns the new depth of the resource structure in address register Ak. The success or failure status of the push operation is returned in the address carry (C).

**Operation**

```

if ( tas( effa.lock ) ) {
    c( effa.data ) = c( effa.data ) + 4;
    c( effa.data + c( effa.data ) ) = Ak;
    Ak = c( effa.data );
    C = 1;
    tac( effa.lock ); }
else {
    C = 0; }
    
```

Notes

1. This instruction is atomic.
2. The “valid” byte in the resource structure is ignored.
3. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 7, “Process structures,” for more information on the pshr instruction and resource structures.




# put.w Ak, *Ceffa*

## Put register (address to communication)

**Purpose** To copy the contents of the address register into a communication register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	put.w Ak, <i>Ceffa</i>	E0	2E00	0010111000	CAT	Put address/communication

**Description** A word of data is moved from Ak to c (*Ceffa*) bits <31..0>. Bits <63..32> of the addressed communication register are not modified. The lock bit, L (*Ceffa*), is not modified.

**Operation** c (*Ceffa*) <31..0> = Ak;

**Exceptions** Ring violation (invalid communication register address)

**Note** The memory dual of this instruction is put r.w Ak, *effa*




# put.l Sk, *Ceffa*

## Put register (scalar to communication)

**Purpose** To copy the contents of a scalar register into a communication register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	put.l Sk, <i>Ceffa</i>	E0	3600	0011011000	CAT	Put scalar/communication

**Description** A longword of data is moved from Sk to c (*Ceffa*). The lock bit, L (*Ceffa*), is not modified.

**Operation** c (*Ceffa*) = Sk;

**Exceptions** Ring violation (invalid communication register address)

**Note** The memory dual of this instruction is put r.l Sk, *effa*.




# putr.w Ak, effa

## Put register (address to resource)

**Purpose** To copy the contents of an address register into a resource structure in memory

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	putr.w Ak, effa	E0	2000	0010000000	C	Put address/resource

**Description** The putr.w instruction atomically moves a word of data, bits <31..0> of c (effa.data), from Ak to a resource structure in memory. If C is returned as 0, putr.w is unable to lock the resource structure (the resource structure is in transition). If C is returned as 1, the operation is successful, and the resource structure is unlocked.

**Operation**

```

if (tas (effa.lock)) {
    c (effa.data) = Ak
    C = 1
    msync
    tac (effa.lock) }
else {
    C = 0 } /* fail--structure in transition */
    
```

**Exceptions** Ring violation (invalid communication register address)

Notes

1. This instruction is atomic.
2. The communication register dual of this instruction is  
*put . w Ak, Ceffa*.



Notes

1. This instruction is atomic.
2. The communication register dual of this instruction is *put .l Sk, Ceffa*.




# rcv.w *Ceffa*,Ak

## Receive register (communication to address)

**Purpose** To copy the contents of a communication register into an address register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
rcv.w	<i>Ceffa</i> ,Ak	E0	2b00	0010101100	C,CAT	Receive communication/address

**Description** If the lock bit for the addressed communication register is clear, the lock bit is not modified and "fail" status (C=0) is returned. If the lock bit for the addressed communication register is set, bits <31..0> are moved from c (*Ceffa*) to Ak, the lock bit is cleared, and "success" status (C=1) is returned. The contents of Ak are undefined if the communication register contains no valid data, that is, if the lock bit was clear when the operation started.

**Operation**

```
Ak = c (Ceffa) ;
if (L(Ceffa) == 1) {
    L(Ceffa) = 0;
    C = 1; }
else {
    C = 0; }
```

**Exceptions** Ring violation (invalid communication register address)  
Deadlock exception

Notes

1. This instruction is atomic.
2. The memory dual of this instruction is *rcvr.w effa, Ak*.




# rcv.l *Ceffa*,Sk

## Receive register (communication to scalar)

**Purpose** To copy the contents of a communication register into a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
rcv.l <i>Ceffa</i> ,Sk	E0		3300	0011001100	SC,CAT	Receive communication/scalar

**Description** If the lock bit for the addressed communication register is clear, the lock bit is not modified, and "fail" status (SC=0) is returned. If the lock bit for the addressed communication register is set, a word of data is moved from *c* (*Ceffa*) to *Sk*, the lock bit is cleared, and "success" status (SC=1) is returned. The contents of *Sk* are undefined if the communication register contains no valid data, that is, if the lock bit was clear when the operation started.

**Operation**

```
Sk = c (Ceffa) ;
if (L (Ceffa) == 1) {
    L (Ceffa) = 0;
    SC = 1; }
else {
    SC = 0; }
```

**Exceptions** Ring violation (invalid communication register address)  
Deadlock exception

Notes

1. This instruction is atomic.
2. The memory dual of this instruction is *rcvr.l effa*,Sk.




# rcvr.w *effa*,Ak

## Receive register (resource to address)

**Purpose** To copy the contents of a synchronized resource structure in memory into an address register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	<i>rcvr.w effa</i> ,Ak	E0	0A00	0000101000	C	Receive address register/resource

## Description

The `rcvr.w` instruction atomically receives a word `c(effa.data)` from a resource structure into an address register `Ak`. If `C` is returned as 0, `rcvr.w` was unable to lock the resource structure (the resource structure was in transition) or the structure was *invalid*. If `C` is returned as 1, the operation was successful, the received data is valid, and the resource structure is unlocked and invalid. The received data may only be considered valid if `C` is returned as 1. The contents of `Ak` are undefined if the communication register contains no valid data, that is, if the lock bit was clear when the operation started.

## Operation

```
msync;                               /* not if C3400 */
if (tas(effa.lock)) {
    Ak = c(effa.data);
    if (effa.valid == 0xFF) {
        c(effa.valid) = 0x00;
        C = 1; }
    msync;                             /* only if C3400 */
else {
    C = 0; } /* fail-no valid data there */
msync;                                 /* not if C3400 */
tac(effa.lock); }
else {
    C = 0; } /* fail-structure in transition */
```

## Exceptions

Deadlock exception

## Notes

1. This instruction is atomic.
2. The communication dual of this instruction is `rcv.w Ceffa, Ak`.




# rcvr.l *effa*,Sk

## Receive register (resource to scalar)

**Purpose** To copy the contents of a synchronized resource structure in memory into a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
rcvr.l <i>effa</i> ,Sk	E0	0E00	0000111000	SC	Receive scalar register/resource

## Description

A word is atomically received from a resource structure into a scalar register. If SC is returned as 0, the resource structure was in transition and was unable to be locked or the resource structure was "invalid." If SC is returned as 1, the operation was successful, the received data is valid, and the resource structure is unlocked and invalid. The contents of Sk are undefined if the communication register contains no valid data, that is, if the lock bit was clear when the operation started.

## Operation

```

msync;                               /* not if C3400 */
if (tas(effa.lock)) {
    Sk = c(effa.data);
    if (effa.valid == 0xFF) {
        c(effa.valid) = 0x00;
        SC = 1;
        msync;                         /* only if C3400 */
    }
    else {
        SC = 0; } /* fail-no valid data there */
    msync;                             /* not if C3400 */
    tac(effa.lock); }
else {
    SC = 0; } /* fail-structure in transition */

```

## Exceptions

Deadlock exception

## Notes


1. This instruction is atomic.
2. The communication dual of this instruction is rcv.l *Ceffa*, Sk.

Return from subroutine

**Purpose** To return from a subroutine

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
rtn	ST	7C90	0111110010010	All bits	Return from subroutine call

**Description**

A subroutine exit is performed. The contents of the FP replace the SP to reestablish the top of the stack. This instruction assumes that the subroutine was entered using a `call`, `calls`, `sysc`, or an exception condition that pushed an extended return block.

There are 4 types of return blocks: short, long, extended, and context. Subroutine calls create short and long return blocks. Return from a short call causes address registers A6 and A7, the processor status word (PSW), and the appropriate program counter (PC) to be returned. Return from a long call additionally restores scalar registers S1 through S7 besides address registers A1 through A5.

System calls and traps create extended blocks; faults create context blocks. When a ring crossing is encountered (as indicated by an extended return block and a saved PC whose ring field is not the current ring), then the following occurs:

1. A check for outward ring crossing is made.
2. If the ring crossing is inward, a system exception condition occurs.
  - **C100 Series CPUs**—The stack pointer after the pop is stored in bytes <72..75> of page 0 of the ring containing the `rtn` instruction.
  - **Multiprocessing C Series CPUs**—The stack pointer after the pop is pushed on the system resource structure.

When Frame Length is zero (FRL=00), indicating a context block, `rtnc` (return from context) must be executed. If `rtn` is executed instead of `rtnc`, then a frame length trap is generated.

## Operation

---

```
SP = FP;    /* remove local save area */
Unwind stack to previous frame (restore stack built by
call, calls, sysc, or exception condition handler).
```

---

## Exceptions

---

```
Ring violation (inward return)
Ring violation (invalid frame length)
```

---

## Notes

1. The PSW is loaded from the current stack frame.
2. The frame length bits, PSW (FRL), in the stack indicate the type of return block saved:

FRL	Return block type
11	short,
10	long,
01	extended, and
00	context.
3. The `rtn` instruction is restricted to be within the current ring. That is, if the current ring is 4, the most significant bit of the effective address is ignored. Otherwise, the most significant 3 bits of the effective address are ignored.
4. Before the PSW is popped off the stack, all existing concurrent processing is completed. This ensures that all exception condition flags accurately reflect the state of the CPU.
5. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 7, "Process structures," for more information on process return blocks, stack management, and subroutine calls and returns.
6. The X field is unused.


# rtnc

## Return from context block

**Purpose** To return from a context block

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
rtnc		ST	7CA8	0111110010101	None	Return from a context block

**Description** The context block on the ring 0 stack is popped.

**C100 Series CPUs**—After the pop the new value of the stack pointer (A0) replaces the context stack pointer in the word at byte address 0x36 of ring 0.

**Multiprocessing C Series CPUs**—After the pop the new value of the stack pointer (A0) of the inner ring is pushed on the system resource structure pointed to by the system resource structure pointer located at byte address 0000 0048 of page 0 of ring 0.

Finally, the stack pointer value contained within the context block just popped replaces A0.

**Operation**

```

Processor_State = Context_Block; /* FRL = 00 */
if (CPU == C200 ) { /* multiprocessing C Series */
    Push A0 on system resource structure;
else { /* C100 Series */
    ring 0, bytes <36..39> = A0; }
A0 = (stack pointer from context block);

```

**Exception** Ring violation (privileged instruction)

## Notes

1. The entire processor state was stored in the context block at the time that the condition that initiated the exception occurred. The cause of the exception was loaded into A5 after the context block was stored. This permits the operating system to recover from the exception condition, if possible. The faulted instruction can then resume execution.
2. The frame length bits, PSW (FRL), are checked. If the FRL bits are not clear (00), then a hard error is generated. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 12, "Operating system exceptions," for more information on invalid frame lengths.
3. Before the PSW is pushed on the stack, all existing concurrent processing is completed. This ensures that all exception condition flags accurately reflect the state of the CPU.
4. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 7, "Process structures," for more information on process return blocks, stack management, and subrouting calls and returns.
5. The X field is unused.


# rtnq

## Pop PC and jump

**Purpose** To copy the top element of the stack into the program counter (PC) and jump to that address

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
rtnq		ST	7C80	0111110010000	None	Pop the PC and jump

**Description** The previously pushed PC value at the top of the stack replaces the present PC (adjusted to stay within the current ring). The stack is adjusted. Execution continues at the instruction referenced by the popped PC.

**Operation**

```
temp = c(A0);
A0 = A0 + 4;
if (PC<31> == 1) {
    PC<30..0> = temp<30..0>; }
else {
    PC<28..0> = temp<28..0>; }
```

- Notes**
1. The current ring of execution does not change.
  2. The rtn instruction is restricted to be within the current ring. That is, if the current ring is 4, the most significant bit of the effective address is ignored. Otherwise, the most significant 3 bits of the effective address are ignored.
  3. The X field is unused.


# shf #{n|N},Ak

## Logical shift (address by immediate)



**Purpose** To shift logically the contents of an address register by an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



—OR—



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
shf #n,Ak	ST	4440	0100010001	None	Logical shift short immediate	
shf #N,Ak	ST	1380	000100111	None	Logical shift immediate	

**Description** The contents of address register Ak are logically shifted left the number of bits specified by either the short immediate operand (#n) or the sign-extended bits <7..0> of the long immediate operand (#N, length indicated by L) and replace the contents of Ak. Logical right shifts occur only when the sign-extended long immediate operand is negative. Logical shifts always zero-fill. Sign extension does not occur for the 3 bits of the short immediate form.

**Operation**

```

if (Immediate >= 0) {
    Ak = Ak << Immediate<7..0>;          /* shift left */
} else {
    Ak = Ak >> -Immediate<7..0>; } /* shift right */

```

**Note** Use multiplies or divides to implement arithmetic shifts.


# shf #N,Sk

## Logical shift (scalar by immediate)

**Purpose** To shift logically the contents of a scalar register by an immediate operand

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
shf #N,Sk		ST	1388	000100111	None	Shift scalar/immediate

**Description** The contents of scalar register Sk are logically shifted left the number of bits specified by the sign-extended bits <7..0> of the long immediate operand (#N) and replace the contents of Sk.

Logical right shifts occur only when the sign-extended long immediate operand is negative. Logical shifts always zero-fill.

**Operation**

```

if (Immediate<7..0> >= 0) {
    Sk = Sk << Immediate<7..0>;          /* shift left */
}
else {
    Sk = Sk >> -Immediate<7..0>; } /* shift right */

```

**Note** Use multiplies and divides to implement arithmetic shifts.



# shf.w #N,Sk

## Logical shift (scalar by immediate)

**Purpose** To shift logically the contents of the low order word of a scalar register by an immediate operand

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



<b>Op code</b>	Mnemonic	Space	Hex	Binary	PSW	Description
	shf.w #N,Sk	ST	1980	000110011	None	Shift scalar word/immediate

**Description** The contents of scalar register Sk are logically shifted left the number of bits specified by the sign-extended bits <7..0> of the long immediate operand (#N) and replace the contents of Sk.

Logical right shifts occur only when the sign-extended long immediate operand is negative. Logical shifts always zero-fill.

**Operation**

```

if (Immediate<7..0> > 0) {
    Sk<31..0> = Sk<31..0> << Immediate<7..0>;
    /* shift left */
}
else {
    Sk<31..0> = Sk<31..0> >> -Immediate<7..0>;
    /* shift right */
}
    
```

- Notes**
1. Use multiplies and divides to implement arithmetic shifts.
  2. The shf.w #N, Sk instruction uses only the least significant 32 bits contained in a scalar register Sk in the shift operation.
  3. Execution of this op code in a C1 or C120 processor will result in an unimplemented instruction trap.


# shf Aj,Ak

## Logical shift (address by address)

**Purpose** To shift logically the contents of an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
shf Aj,Ak	ST	5040	0101000001	None	Shift an address	

**Description** The contents of address register Ak are logically shifted left the number of bits specified by the sign-extended bits <7..0> of Aj and replace the contents of Ak.

Logical right shifts occur only when the sign-extension is negative.  
Logical shifts always zero-fill.

**Operation**

```
if (Aj<7..0> > 0) {  
    Ak = Ak << Aj<7..0>;    /* shift left */  
} else {  
    Ak = Ak >> -Aj<7..0>; } /* shift right */
```

**Note** Use multiplies or divides to implement arithmetic shifts.


# shf Sj,Sk

## Logical shift (scalar by scalar)

**Purpose** To shift logically the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
shf Sj,Sk	ST		5140	0101000101	None	Shift a scalar

**Description** The contents of scalar register Sk are logically shifted left the number of bits specified by the sign-extended bits <7..0> of Sj and replace the contents of Sk.

Logical right shifts occur only when the sign-extension is negative.  
Logical shifts always zero-fill.

**Operation**

```

if (Sj<7..0> > 0) {
    Sk = Sk<63..0> << Sj<7..0>;    /* shift left */
} else {
    Sk = Sk<63..0> >> -Sj<7..0>; /* shift right */
}

```

**Notes** Use multiplies or divides to implement arithmetic shifts.


# shf.w Sj,Sk

## Logical shift (scalar word by scalar)

**Purpose** To shift logically the contents of the lower order word of a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
shf.w Sj,Sk	E0	4440	0100010001	None	Shift a scalar word	

**Description** The contents of scalar register Sk are logically shifted left the number of bits specified by the sign-extended bits <7..0> of Sj and replace the contents of Sk.

Logical right shifts occur only when the sign-extension is negative.  
Logical shifts always zero-fill.

**Operation**

```

if (Sj<7..0> = 0) {
    Sk<31..0> = Sk<31..0> << Sj<7..0>; /* shift left */
} else {
    Sk<31..0> = Sk<31..0> >> -Sj<7..0>; /* shift right */
}

```

- Notes**
1. Use multiplies or divides to implement arithmetic shifts.
  2. The shf.w Sj, Sk instruction only uses the least significant 32 bits of Sk in the shift operation.
  3. Execution of the shf.w Sj, Sk instruction on a C1 or C120 processor will result in an unimplemented instruction trap.


# shf Sj,Vk

## Logical shift (vector by scalar)

**Purpose** To shift logically the elements of a vector register by the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
shf Sj,Vk	ST		6300	0110001100	None	Shift a vector accumulator

**Description** The contents of each of the first VL elements of vector register Vk are logically shifted left the number of bits specified by the sign-extended bits <7..0> of Sj and replace the contents of Vk[i], where i=1,VL.

Logical right shifts occur only when the sign-extension is negative.  
Logical shifts always zero-fill.

**Operation**

```

for (a = 0; a < VL; a++) {
    if (Sj<7..0> = 0) {
        Vk[a] = Vk[a] << Sj<7..0>; } /* shift left */
    else {
        Vk[a] = Vk[a] >> -Sj<7..0>; } /* shift right */
}

```

**Note** Use multiplies or divides to implement arithmetic shifts.

# shf.{t|f} Sj, Vk

## Logical shift (vector by scalar) (masked)



**Purpose**

To logically shift the contents of a vector register by a scalar register under control of the vector merge (VM) registers

**Application**

C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
shf.t Sj, Vk	E1	6300	0110001100	None	Shift vector/scalar (VM)
shf.f Sj, Vk	E0	6300	0110001100	None	Shift vector/scalar (IVM)

## Description

The contents of each of the first VL elements of vector register Vk are logically shifted left the number of bits specified by the sign-extended bits <7..0> of Sj and replace the contents of Vk[i], where i=1,VL, only if the corresponding VM bit is set (for .t) or clear (for .f).

Logical right shifts occur only when the sign-extension is negative. Logical shifts always zero-fill.

## Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        if (Sj.0 = 0) {
          Vk[a] = Vk[a] < Sj.0; /* left */ }
        else {
          Vk[a] = Vk[a] > -Sj.0; /* right */ } } }
      /* end of for loop */
    break; /* go to end of switch */

  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        if (Sj.0 = 0) {
          Vk[a] = Vk[a] < -Sj.0; /* left */ }
        else {
          Vk[a] = Vk[a] > Sj.0; /* right */ } } }
      /* end of for loop */
    break; } /* end of switch */
```

## Note

Use multiplies or divides to implement arithmetic shifts.


# shf Vi,Sj,Vk

## Logical shift (vector by scalar)

**Purpose** To logically shift the contents of a vector register by a scalar register and store the result in another vector register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
shf Vi,Sj,Vk		ST	AE00	1010111	None	Shift a vector accumulator

**Description** The contents of each of the first VL elements of vector register Vi are logically shifted left the number of bits specified by the sign-extended bits <7..0> of Sj and replace the contents of Vk[i], where i=1,VL.

Logical right shifts occur only when the sign-extension is negative.  
Logical shifts always zero-fill.

**Operation**

```

for (a = 0; a < VL; a++) {
    if (Sj<7..0> = 0) {
        Vk[a] = Vi[a] << Sj<7..0>; /* shift left */ }
    else {
        Vk[a] = Vi[a] >> -Sj<7..0>; /* shift right */ } }

```

**Note** Use multiplies or divides to implement arithmetic shifts.

# shf.{t|f} Vi,Sj,Vk

## Logical shift (vector by scalar) (masked)


**Purpose**

To logically shift the contents of a vector register by a scalar register under control of the vector merge (VM) register, and store the contents in another vector register

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
shf.t Vi,Sj,Vk	E1	AE00	1010111	None	Shift vector/scalar (VM)
shf.f Vi,Sj,Vk	E0	AE00	1010111	None	Shift vector/scalar (IVM)

## shf.{t|f} Vi,Sj,Vk

### Description

The contents of each of the first VL elements of vector register Vi are logically shifted left the number of bits specified by the sign-extended bits <7..0> of Sj and replace the contents of Vk[i], where i=1,VL, only if the corresponding VM bit is set (for .t) or clear (for .f).

Logical right shifts occur only when the sign-extension is negative. Logical shifts always zero-fill.

### Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        if (Sj<7..0> = 0) {
          Vk[a] = Vi[a] << Sj<7..0>; } /* left */
        else {
          Vk[a] = Vi[a] >> -Sj.0; } } /* right */
        /* end of for loop */
      break; /* go to end of switch */
    }
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        if (Sj.0 = 0) {
          Vk[a] = Vi[a] << Sj.0; } /* left */
        else {
          Vk[a] = Vi[a] >> -Sj.0; } } /* right */
        /* end of for loop */
      break; } /* end of switch */
    }
```

### Note

Use multiplies or divides to implement arithmetic shifts.

# shf Vi, Vj, Vk

## Logical shift (vector by vector)


Purpose

To logically shift the contents of one vector register by another vector register

Application

C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
shf Vi, Vj, Vk	ST	A600	1010011	None	Shift vector/vector

Description

The contents of each of the first VL elements of vector register Vi are logically shifted left the number of bits specified by the sign-extended bits <7..0> of the corresponding elements of Vj and replace the contents of Vk[i], where i=1,VL.

Logical right shifts occur only when the sign-extension is negative.  
Logical shifts always zero-fill.

Operation

```
for (a = 0; a < VL; a++) {
    if (Vj[a]<7..0> = 0) {
        Vk[a] = Vi[a] << Vj[a]<7..0>; } /* shift left */
    else {
        Vk[a] = Vi[a] >> -Vj[a]<7..0>; } } /* shift right */
```

Note

Use multiplies or divides to implement arithmetic shifts.

# shf.{t|f} Vi,Vj,Vk

## Logical shift (vector by vector) (masked)



Purpose

To logically shift the contents of one vector register by another vector register under control of the Vector Merge (VM) register

Application

C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
shf.t Vi,Vj,Vk	E1	A600	1010011	None	Shift vector/vector (VM)
shf.f Vi,Vj,Vk	E0	A600	1010011	None	Shift vector/vector (IVM)

## Description

The contents of each of the first VL elements of vector register Vi are logically shifted left the number of bits specified by the sign-extended bits <7..0> of the corresponding elements of Vj and replace the contents of Vk[i], where i=1,VL, only if the corresponding VM bit is set (for .t) or clear (for .f).

Logical right shifts occur only when the sign-extension is negative. Logical shifts always zero-fill.

## Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0 a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        if (Vj[a]<7..0> >= 0) {
          Vk[a] = Vi[a] << Vj[a]<7..0>; }
        else {
          Vk[a] = Vi[a] >>-Vj[a]<7..0>; } } }
      /* end of for loop */
    break; /* go to end of switch */

  case FALSE: /* .f */
    for (a = 0 a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        if (Vj[a]<7..0> = 0) {
          Vk[a] = Vi[a] << Vj[a]<7..0>; }
        else {
          Vk[a] = Vi[a] >> -Vj[a]<7..0>; } } }
      /* end of for loop */
    break; } /* end of switch */
```

## Note

Use multiplies or divides to implement arithmetic shifts.


# sin.{s|d} Sk

Sine

**Purpose** To compute take the trigonometric sine of the contents of a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
sin.s Sk	ST	7CC0	0111110011000	RO,FIN, IEC	Sine of a single precision number
sin.d Sk	ST	7CC8	0111110011001	RO,FIN, IEC	Sine of a double precision number

**Description**

The sine of the contents of Sk replaces the contents of Sk.

**Operation**

$Sk = \sin(Sk)$

**Exception**

s|d                      Reserved operand  
                            Floating intrinsic error

**Notes**

1. The input operand is interpreted as an angle in radians.
2. Intrinsic traps go through the same trap handler as other PSW arithmetic traps (RO, FDZ, UN, etc.). If PSW (FUE) and/or PSW (FE) are set and intrinsic traps, PSW (INE), are cleared, these bits must be examined to determine the type of the current trap.
3. When PSW (FIN) is set, the PSW (IEC) bits contain a code that specifies the type of error encountered by the intrinsic instruction. Refer to the *CONVEX Architecture Reference Manual (C Series)*, "Processor status word" section in Chapter 3, "General registers," for more information on the PSW (IEC) error codes and arithmetic trap conditions.




# snd.w Ak, Ceffa

## Send register (address to communication)

**Purpose** To copy the contents of an address register to a communication register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	snd.w Ak, Ceffa	E0	2F00	0010111100	C, CAT	Send address/communication

**Description** If the lock bit for the addressed communication register is set, the communication registers are not modified and "fail" status (C=0) is returned. If the lock bit for the addressed communication register is clear, a word of data is moved from Ak to c (Ceffa) bits <31..0>, the lock bit is set, and "success" status (C=1) is returned. Bits <63..32> of the addressed communication register are not modified.

**Operation**

```

if (L(Ceffa) == 0) {
    c(Ceffa) = Ak;
    L(Ceffa) = 1;
    C = 1; }
else {
    C = 0; }
    
```

**Exceptions** Ring violation (invalid communication register address)  
Deadlock exception

*snd.w Ak, Ceffa*

Notes

- 
1. This instruction is atomic.
  2. The memory dual of this instruction is *sndr . w Ak, effa*.




# snd.l Sk, Ceffa

## Send register (scalar to communication)

**Purpose** To copy the contents of a scalar register to a communication register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
snd.l Sk, Ceffa	E0		3700	0011011100	SC, CAT	Send scalar/communication

**Description** If the lock bit for the addressed communication register is set, the communication registers are not modified and a "fail" status (SC=0) is returned. If the lock bit is clear, a word of data is moved from Sk to c (Ceffa), the lock bit is set, and a "success" status (SC=1) is returned.

**Operation**

```

if (L(Ceffa) == 0) {
    c(Ceffa) = Sk;
    L(Ceffa) = 1;
    SC = 1; }
else {
    SC = 0; }
    
```

**Exceptions** Ring violation (invalid communication register address)  
Deadlock exception

## snd.l Sk, *Ceffa*

---

### Notes

1. This instruction is atomic.
2. The memory dual of this instruction is `sndr.l Sk, effa`.




# sndr.w Ak,effa

## Send register (address to resource)

**Purpose** To copy the contents of an address register to a synchronized resource structure in memory

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
sndr.w Ak,effa	E0	0C00	00001100	C	Send address register/resource

## sndr.w Ak, effa

### Description

---

A word is atomically sent from an address register to a resource structure if it previously contained no valid data. If C is returned as 0, the resource structure could not be locked or there was valid data already present (the structure was "valid"). If C is returned as 1, the operation was successful and the resource structure is unlocked with valid data in it.

---

### Operation

```
msync;                                /* not if C3400 */
if (tas (effa.lock)) {
    if (effa.valid == 0x00) {
        c (effa.data) = Ak;
        c (effa.valid) = 0xFF;
        C = 1;
        msync; }                        /* only if C3400 */
    else {
        C = 0; } /* fail--already valid data there */
    msync;                                /* not if C3400 */
    tac (effa.lock); }
else {
    C = 0; } /* fail--structure in transition */
```

---

### Exception

Deadlock exception

---

### Notes

1. This instruction is atomic.
2. The communication register dual of this instruction is `sndr.w Ak, Ceffa`.

# sndr.l Sk,effa

## Send register (scalar to resource)




Purpose

To copy the contents of a scalar register to a synchronized long resource structure in memory

Application

C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
sndr.l Sk,effa	E0	0D00	0000110100	SC	Send scalar register/resource

## sndr.l Sk, *effa*

### Description

The `sndr.l` instruction atomically sends a longword from a scalar register to a resource structure if the resource structure previously contained no valid data. If SC is returned as 0, `sndr.l` was unable to lock the resource structure or there was valid data already present (the structure was "valid"). If SC is returned as 1, the operation was successful and the resource structure is unlocked with valid data in it.

### Operation

```
msync;
if (tas(effa.lock)) {
    if (effa.valid == 0x00) {
        c(effa.data) = Sk;
        c(effa.valid) = 0xFF;
        SC = 1; }
    else {
        SC = 0; } /* fail—already valid data there */
    msync;
    tac(effa.lock); }
else {
    SC = 0; } /* fail—structure in transition */
```

### Exception

Deadlock exception

### Notes

1. This instruction is atomic.
2. The communication register dual of this instruction is `snd.l Sk, Ceffa`.




# spawn *effa*,Ak

Spawn a fork

**Purpose** To post the need for as many CPUs as possible to join in a process computation

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	spawn <i>effa</i> ,Ak	E0	0500	00000101	C	Spawn a fork

## spawn *effa*,Ak

### Description

This instruction posts a fork that can be taken by any CPU to create a concurrent thread of execution at the specified effective address. The fork remains posted, continuing to be taken by any idle CPUs, until one thread reaches a `join` instruction, which sets `fork.type` to "STOPPED", inhibiting other CPUs from taking the fork. If a fork is already posted, it must be taken prior to posting another.

The `snd` to `forklck` loads `FP` into `fork.FP` and `AP` into `fork.AP`. The communication registers are loaded only if `forklck` is zero, that is, there is no currently posted fork. The `snd` to `forkposted` loads the constant "SPAWNED" into `fork.type` and `Ak` into `fork.SP`.

Address carry (`C`) is set to 1 if the fork is successfully posted, otherwise `C` is cleared to 0.

### Operation

```
if (C = snd.l(forklck, FP::AP)) {
    /* C = 1 if snd.l() succeeds */
    fork.PC = a;
    fork.PSW = PSW;
    fork.source_PC = PC;
    snd.l(forkposted, SPAWNED::Ak); }
```

### Notes

1. A `spawn` will potentially add multiple processors to the process. Use `pfork` to add a single processor.
2. Once a fork is posted, it must either be taken by a CPU or cleared with `cfork` before another fork can be successfully posted.
3. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 9, "Multiprocessor management," for more information on `pfork` and forking operations.


# sqrt.{s|d} Sk

Square root (scalar)

**Purpose** To compute the square root of the contents of a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
sqrt.s Sk	ST		7DD0	0111110111010	RO,FIN, IEC	Square root of a single float
sqrt.d Sk	ST		7DD8	0111110111011	RO,FIN, IEC	Square root of a double float

**Description** The square root of the contents of Sk replaces the contents of Sk.

**Operation** Sk = sqrt (Sk) ;

**Exception** s|d Reserved operand  
Floating intrinsic error

- Notes**
1. Intrinsic traps go through the same trap handler as other arithmetic traps (PSW (RO), PSW (FDZ), PSW (UN), etc.). If PSW (FUE) and/or PSW (FE) are set and and intrinsic traps, PSW (INE), are cleared, these bits must be examined to determine the type of the current trap.
  2. When PSW (FIN) is set, the PSW (IEC) bits contain a code that specifies the type of error encountered by the intrinsic instruction. Refer to the *CONVEX Architecture Reference Manual (C Series)*, "Processor status word" section in Chapter 3, "General registers," for more information on the PSW (IEC) error codes and arithmetic trap conditions.



# sqrt.{s|d} Vj,Vk

Square root (vector)

**Purpose** To compute the square root of the contents a vector register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
sqrt.s Vj,Vk	E0	5D00	0101110100	RO,FIN, IEC	Square root single vector/vector
sqrt.d Vj,Vk	E0	5D40	0101110101	RO,FIN, IEC	Square root double vector/vector

**Description**

The contents of each of the first VL elements of vector register Vk are replaced by the square root of the corresponding element of vector register Vj. If any of the first VL elements of Vj is negative, PSW (FIN) is set, the appropriate error code is loaded into PSW (IEC), and the corresponding element of Vk is loaded with the square root of the absolute value of Vj.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = sqrt(Vj[a]);
}
```

**Exception**

s|d                      Reserved operand  
Floating intrinsic error

## Notes

1. Intrinsic traps go through the same trap handler as other arithmetic traps (PSW (RO), PSW (FDZ), PSW (UN), etc.). If PSW (FUE) and/or PSW (FE) are set, and intrinsic traps, PSW (INE), are not, these bits must be examined to determine the type of the current trap.
2. When PSW (FIN) is set, the PSW (IEC) bits contain a code that specifies the type of error encountered by the intrinsic instruction. Refer to the *CONVEX Architecture Reference Manual (C Series)*, "Processor status word" section in Chapter 3, "General registers," for more information on the PSW (IEC) error codes and arithmetic trap conditions.

# sqrt.{s|d}.{t|f} Vj,Vk

## Square root (vector) (masked)



### Purpose

To compute the square root of the contents of a vector register under control of the vector merge (VM) register

### Application

C200/C3200, C3400, C3800 Series CPUs

### Format



### Op code

Mnemonic	Space	Hex	Binary	PSW	Description
sqrt.s.t Vj,Vk	E1	5F00	0101111100	RO,FIN, IEC	Square root single (VM)
sqrt.s.f Vj,Vk	E0	5F00	0101111100	RO,FIN, IEC	Square root single (!VM)
sqrt.d.t Vj,Vk	E1	5F40	0101111101	RO,FIN, IEC	Square root double (VM)
sqrt.d.f Vj,Vk	E0	5F40	0101111101	RO,FIN, IEC	Square Root double (!VM)

## Description

The contents of each of the first VL elements of vector register V<sub>k</sub> are replaced by the square root of the corresponding element of vector register V<sub>j</sub>, if the corresponding VM bit is set (for .t) or clear (for .f).

If any of the first VL elements of V<sub>j</sub> that are enabled for the operation by VM is negative, PSW (FIN) is set, the appropriate error code is loaded into PSW (IEC), and the corresponding element of V<sub>k</sub> is loaded with the square root of the absolute value of the corresponding element of V<sub>j</sub>.

## Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = sqrt(Vj[a]); } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = sqrt(Vj[a]); } } /* end of for loop */
    break; } /* end of switch */
```

## Exception

s d	Reserved operand Floating intrinsic error
-----	--

## Notes

1. Intrinsic traps go through the same trap handler as other arithmetic traps (PSW (RO), PSW (FDZ), PSW (UN), etc.). If PSW (FUE) and/or PSW (FE) are set and intrinsic traps, PSW (INE), are cleared, these bits must be examined to determine the type of the current trap.
2. When PSW (FIN) is set, the PSW (IEC) bits contain a code that specifies the type of error encountered by the intrinsic instruction. Refer to the *CONVEX Architecture Reference Manual (C Series)*, "Processor status word" section in Chapter 3 "General registers," for more information on the PSW (IEC) error codes and arithmetic trap conditions.



# st.{b|h|w} Ak, *effa*

## Store register (address to memory)

**Purpose** To copy the contents of an address register into memory

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
st.b Ak, <i>effa</i>	ST	2C00	00101100	None	Store address register byte
st.h Ak, <i>effa</i>	ST	2D00	00101100	None	Store address register halfword
st.w Ak, <i>effa</i>	ST	2E00	00101110	None	Store address register word

**Description**

The contents of the address register Ak replace the contents of the memory location referenced by the effective address.

**Operation**

$c(\textit{effa}) = Ak;$

**Note**

Higher order bits of the Ak register are ignored for byte and halfword stores.


# st.{b|h|w|l|s|d} Sk,effa

Store register (scalar to memory)

**Purpose** To copy the contents of a scalar register into memory

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
st.b Sk,effa	ST	3400	00110100	None	Store scalar byte
st.h Sk,effa	ST	3500	00110100	None	Store scalar halfword
st.w Sk,effa	ST	3600	00110100	None	Store scalar word
st.l Sk,effa	ST	3700	00110111	None	Store scalar longword
st.s Sk,effa	ST	3600	00110110	None	Store scalar single float
st.d Sk,effa	ST	3700	00110111	None	Store scalar double float

**Description** The contents of scalar register Sk replace the contents of the memory location referenced by the effective address.

**Operation**  $c(effa) = Sk;$

- Notes**
1. Single precision floating point data and 32-bit integer data occupy the same bit positions within a scalar register.
  2. The .s and .d forms rename the .w and .l forms, respectively, for convenience.

# st.{b|h|w|l|s|d} Vk,effa

## Store register (vector to memory)


Purpose

To copy the elements of a vector register into memory

Application

C100, C200/C3200, C3400, C3800 Series CPUs

Format



Op code

Mnemonic	Space	Hex	Binary	PSW	Description
st.b Vk,effa	ST	3C00	001111000	None	Store vector byte
st.h Vk,effa	ST	3D00	001111010	None	Store vector halfword
st.w Vk,effa	ST	3E00	001111100	None	Store vector word
st.l Vk,effa	ST	3F00	001111110	None	Store vector longword
st.s Vk,effa	ST	3E00	001111100	None	Store vector single float
st.d Vk,effa	ST	3F00	001111110	None	Store vector double float

Description

VL elements of vector Vj replace VL memory elements. The address produced by evaluating the @, L, Aj, and address fields specifies the first memory element. Successive elements come from addresses formed by incrementing the effective address by the contents of the vector stride (VS) register. The signed value of VS is the distance in bytes.

Operation

```
temp = effa
for (a = 0; a < VL; a++) {
    c(temp) = Vk[a];
    temp = temp + VS; }
```

Notes

1. The .s and .d forms rename the .w and .l forms, respectively, for convenience.
2. If the absolute value of VS is less than the size of the elements being stored, then results are unpredictable.




# st.{b|h|w|l|s|d}.{t|f} Vk,effa

## Store register (vector to memory) (masked)

**Purpose** To copy a vector from a vector register under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description	
st.b.t	Vk,effa	E1	3C00	001111000	None	Store vector byte (VM)
st.b.f	Vk,effa	E0	3C00	001111000	None	Store vector byte (IVM)
st.h.t	Vk,effa	E1	3D00	001111010	None	Store vector halfword (VM)
st.h.f	Vk,effa	E0	3D00	001111010	None	Store vector halfword (IVM)
st.w.t	Vk,effa	E1	3E00	001111100	None	Store vector word (VM)
st.w.f	Vk,effa	E0	3E00	001111100	None	Store vector word (IVM)
st.l.t	Vk,effa	E1	3F00	001111110	None	Store vector longword (VM)
st.l.f	Vk,effa	E0	3F00	001111110	None	Store vector longword (IVM)
st.s.t	Vk,effa	E1	3E00	001111100	None	Store vector single float (VM)
st.s.f	Vk,effa	E0	3E00	001111100	None	Store vector single float (IVM)
st.d.t	Vk,effa	E1	3F00	001111110	None	Store vector double float (VM)
st.d.f	Vk,effa	E0	3F00	001111110	None	Store vector double float (IVM)

## st.{b|h|w|l|s|d}.{t|f} Vk, *effa*

---

### Description

VL elements of vector Vj replace VL memory elements if the corresponding VM bit is set (for .t) or clear (for .f). The address produced by evaluating the L, @, Aj, and address fields specifies the first memory element. Successive elements come from addresses formed by incrementing the effective address by the contents of the VS register. The signed value of VS is the distance in bytes.

---

### Operation

```
temp = effa;
switch (E) { /* prefix bit <3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        c(temp) = Vk[a]; }
      temp = temp + VS; } /* end of for loop */
    break; /* go to end of switch */

  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        c(temp) = Vk[a]; }
      temp = temp + VS; } /* end of for loop */
    break; } /* end of switch */
```

---

### Notes

1. The .s.{t|f} and .d.{t|f} forms rename the .w.{t|f} and .l.{t|f} forms for convenience.
2. If the absolute value of VS is less than the size of the elements being stored, then results are unpredictable.



# st.l VLS, *effa*

## Store registers (VS and VL to memory)

**Purpose** To store the contents of the vector stride (VS) register and the vector length (VL) register into memory

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	st.l VLS, <i>effa</i>	ST	0E00	000011100	None	Store VS and VL to memory

**Description** The contents of the 32-bit VS register replace the word specified by the effective address. The contents of the 32-bit VL register replace the word specified by 4 more than the effective address.

**Operation**

$c(effa) \langle 63..32 \rangle = VS;$   
 $c(effa) \langle 31..0 \rangle = VL;$

**Note** The X field is unused.


# st.x VM, *effa*

## Store register (VM to memory)

**Purpose** To store the contents of the vector merge (VM) register into memory

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
st.x VM, <i>effa</i>	ST		0F00	000011110	None	Store VM into memory

**Description** The contents of the VM register replace the 16 bytes beginning with the byte referenced by the effective address.

**Operation**  $c(effa) \langle 127..0 \rangle = VM$

- Notes**
1. VM<127..120> are stored in the byte referenced by the effective address.
  2. VM<7..0> are stored in the byte referenced by the effective address plus 15.
  3. The X field is unused.

# stcmr Ak,effa

## Store registers (communication set)

**Purpose**




To store a specified set of communication registers in memory

The lock bit longwords are accumulated as the communication registers are stored. The memory map that defines the exact format of the stored data is implementation-specific. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 6, "Communication registers," for more information concerning the stcmr/ldcmr memory map. If the communication registers have not been modified since last loaded via the ldcmr instruction, the communication registers are not stored into memory.

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
stcmr Ak,effa	E0	0700	0000011100	None	Store communication registers

## stcmr Ak, *effa*

### Description

---

The communication register set index contained in Ak specifies a communication register set that is stored in memory.

---

### Operation

```
/* For the CIR specified in Ak: */
/* assume current CIR = Ak */
Update CPU timer register for current ring;
if (ring 0 CMR modified bit == 1) {
    Store the hardware CMRs;
    Store the hardware lock bits;
    Store the ring 0 CMRs;
    Store the ring 0 lock bits; }
if (ring 4 CMR modified bit == 1) {
    Store the ring 4 CMRs;
    Store the ring 4 lock bits; }
ring 0 CMR valid bit = ring 0 CMR modified bit;
ring 4 CMR valid bit = ring 4 CMR modified bit;
```

---

### Exception

Ring violation (privileged instruction)

---

### Notes

1. Prior to the communication registers in memory are the register set modified bit longword, and enough longword locations to hold the lock bits. A full longword contains 64 lock bits.
2. The lock bits in the physical communication registers are cleared by this instruction.
3. The communication register modified bits are unchanged by this instruction.


# ste.{b|h|w|l|s|d} Sk,effa

## Store register (scalar to memory) (extended)

**Purpose** To store the contents of a scalar register repetitively into memory

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ste.b Sk,effa	ST	2400	001001000	None	Store an extended scalar byte
ste.h Sk,effa	ST	2500	001001010	None	Store an extended scalar halfword
ste.w Sk,effa	ST	2600	001001100	None	Store an extended scalar word
ste.l Sk,effa	ST	2700	001001110	None	Store an extended scalar longword
ste.s Sk,effa	ST	2600	001001100	None	Store an extended scalar single float
ste.d Sk,effa	ST	2700	001001110	None	Store an extended scalar double float

**Description**

The contents of scalar register Sk replace VL elements of memory. The effective address is produced by evaluating the @, L, Aj, and address fields and specifies the first memory address to be replaced. Addresses of successive elements are formed by incrementing the effective address by the contents of the vector stride (VS) register. The signed value of VS is the distance in bytes.

**Operation**

```
temp = effa;
for (a = 0; a < VL; a++) {
    c<temp> = Sk;
    temp = temp + VS; }
```

ste.{b|h|w||s|d} Sk,*effa*

---

Notes

1. The .s and .d forms rename the .w and .l forms, respectively, for convenience.
2. If the absolute value of VS is less than the size of the elements being stored, results are unpredictable.

# ste.{b|h|w|l|s|d}.{t|f} Sk,effa

## Store register (scalar to memory) (extended) (masked)




**Purpose**

To store a scalar register repetitively into memory under control of the vector merge (VM) register

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
ste.b.t Sk,effa	E1	2400	001001000	None	Store extended scalar byte (VM)
ste.b.f Sk,effa	E0	2400	001001000	None	Store extended scalar byte (IVM)
ste.h.t Sk,effa	E1	2500	001001010	None	Store extended scalar halfword (VM)
ste.h.f Sk,effa	E0	500	001001010	None	Store extended scalar halfword (IVM)
ste.w.t Sk,effa	E1	2600	001001100	None	Store extended scalar word (VM)
ste.w.f Sk,effa	E0	2600	001001100	None	Store extended scalar word (IVM)
ste.l.t Sk,effa	E1	2700	001001110	None	Store extended scalar longword (VM)
ste.l.f Sk,effa	E0	2700	001001110	None	Store extended scalar longword (IVM)
ste.s.t Sk,effa	E1	2600	001001100	None	Store extended scalar single (VM)
ste.s.f Sk,effa	E0	2600	001001100	None	Store extended scalar single (IVM)
ste.d.t Sk,effa	E1	2700	001001110	None	Store extended scalar double (VM)
ste.d.f Sk,effa	E0	2700	001001110	None	Store extended scalar double (IVM)

## ste.{b|h|w||s|d}.{t|f} Sk, *effa*

---

### Description

The contents of scalar register Sk replace VL elements of memory. The effective address produced by evaluating the L, @, Aj, and address fields specifies the first memory address to be replaced. Successive elements' addresses are formed by incrementing the effective address by the contents of the vector stride (VS) register. These stores are performed if the corresponding VM bit is set (for .t) or clear (for .f). The signed value of VS is the distance in bytes.

---

### Operation

```
temp = effa;
switch (E) { /* prefix bit <3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        c<temp> = Sk; }
      temp = temp + VS; } /* end of for loop */
    break; /* go to end of switch */

  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        c<temp> = Sk; }
      temp = temp + VS; } /* end of for loop */
    break; } /* end of switch */
```

---

### Notes

1. The .s.{t|f} and .d.{t|f} forms rename the .w.{t|f} and .l.{t|f} forms for convenience.
2. If the absolute value of VS is less than the size of the elements being stored, then results are unpredictable.

# stvi.{b|h|w|l|s|d} Sk, Vj

## Store register (scalar with vector index)

**Purpose** To store the contents of a scalar register using the contents of a vector register as a set of indices

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
stvi.b Sk, Vj	ST	7B00	0111101100	None	Scalar index store vector byte
stvi.h Sk, Vj	ST	7B40	0111101101	None	Scalar index store vector halfword
stvi.w Sk, Vj	ST	7B80	0111101110	None	Scalar index store vector word
stvi.l Sk, Vj	ST	7BC0	0111101111	None	Scalar index store vector longword
stvi.s Sk, Vj	ST	7B80	0111101110	None	Scalar index store vector single float
stvi.d Sk, Vj	ST	7BC0	0111101111	None	Scalar index store vector double float

**Description**

The lower 32 bits of each of the first VL elements of vector register Vj specify a set of address offsets. Each address offset is summed with the contents of address register A5 to yield a set of addresses that specify the destinations of operands whose contents are replaced by the contents of scalar register Sk.

**Operation**

```
for (a = 0; a < VL; a++) {
    c (Vj[a]<31..0> + A5) = Sk; }
```

**Notes**

1. An ldea instruction typically loads A5 before execution of this instruction.
2. If the distance between successive elements is less than the precision of an element, unpredictable actions occur.
3. The .s and .d forms rename the .w and .l forms, respectively, for convenience.

# stvi.{b|h|w|l|s|d}.{t|f} Sk,Vj

## Store register (scalar with vector index) (masked)



**Purpose**

To store a vector from a scalar register using the contents of a vector register as set of indices, under control of the vector merge (VM) register

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
stvi.b.t Sk,Vj	E1	7B00	0111101100	None	Scalar index store vector byte (VM)
stvi.b.f Sk,Vj	E0	7B00	0111101100	None	Scalar index store vector byte (IVM)
stvi.h.t Sk,Vj	E1	7B40	0111101101	None	Scalar index store vector half (VM)
stvi.h.f Sk,Vj	E0	7B40	0111101101	None	Scalar index store vector half (IVM)
stvi.w.t Sk,Vj	E1	7B80	0111101110	None	Scalar index store vector word (VM)
stvi.w.f Sk,Vj	E0	7B80	0111101110	None	Scalar index store vector word (IVM)
stvi.l.t Sk,Vj	E1	7BC0	0111101111	None	Scalar index store vector long (VM)
stvi.l.f Sk,Vj	E0	7BC0	0111101111	None	Scalar index store vector long (IVM)
stvi.s.t Sk,Vj	E1	7B80	0111101110	None	Scalar index store vector single (VM)
stvi.s.f Sk,Vj	E0	7B80	0111101110	None	Scalar index store vector single (IVM)
stvi.d.t Sk,Vj	E1	7BC0	0111101111	None	Scalar index store vector double (VM)
stvi.d.f Sk,Vj	E0	7BC0	0111101111	None	Scalar index store vector double (IVM)

Description

The lower 32 bits of each of the first VL elements of vector register Vj specify a set of address offsets. These address offsets are each summed with the contents of address register A5 to yield a set of addresses that specify the destinations of operands whose contents are replaced by the contents of scalar register Sk, if the corresponding VM bit is set (for .t) or clear (for .f).

Operation

```
switch (E) { /* prefix bit <3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        c(Vj[a]<31..0> + A5) = Sk; } }
      /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        c(Vj[a]<31..0> + A5) = Sk; } }
      /* end of for loop */
    break; } /* end of switch */
```

Notes

1. An ldea instruction typically loads A5 before execution of this instruction.
2. If the distance between successive elements is less than the precision of an element, unpredictable actions occur.
3. The .s.{t|f} and .d.{t|f} forms rename the .w.{t|f} and .l.{t|f} forms for convenience.


# stvi.{b|h|w|l|s|d} Vk,Vj

## Store register (vector with vector index)

**Purpose** To store the elements of a vector register using the contents of a vector register as set of indices ("vector scatter")

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
stvi.b Vk,Vj	ST	7A00	0111101000	None	Index store vector byte
stvi.h Vk,Vj	ST	7A40	0111101001	None	Index store vector halfword
stvi.w Vk,Vj	ST	7A80	0111101010	None	Index store vector word
stvi.l Vk,Vj	ST	7AC0	0111101011	None	Index store vector longword
stvi.s Vk,Vj	ST	7A80	0111101010	None	Index store vector single
stvi.d Vk,Vj	ST	7AC0	0111101011	None	Index store vector double

**Description**

The lower 32 bits of each of the first VL elements of vector register Vj specify a set of address offsets. Each address offset is summed with the contents of address register A5 to yield a set of addresses that specify the destinations of operands whose contents are replaced by successive elements of Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    c(Vj[a]<31..0> + A5) = Vk[a]; }
```

**Notes**

1. An ldea instruction typically loads A5 before execution of this instruction.
2. If the distance between successive elements is less than the precision of an element, unpredictable actions occur.
3. The .s and .d forms rename the .w and .l forms, respectively, for convenience.

# stvi.{b|h|w|l|s|d}.{t|f} Vk,Vj

## Store register (vector with vector index) (masked)



**Purpose**

To store the elements of a vector register using the contents of a vector register as set of indices, under control of the vector merge (VM) register ("vector scatter")

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
stvi.b.t Vk,Vj	E1	7A00	0111101000	None	Index store vector byte (VM)
stvi.b.f Vk,Vj	E0	7A00	0111101000	None	Index store vector byte (IVM)
stvi.h.t Vk,Vj	E1	7A40	0111101001	None	Index store vector halfword (VM)
stvi.h.f Vk,Vj	E0	7A40	0111101001	None	Index store vector halfword (IVM)
stvi.w.t Vk,Vj	E1	7A80	0111101010	None	Index store vector word (VM)
stvi.w.f Vk,Vj	E0	7A80	0111101010	None	Index store vector word (IVM)
stvi.l.t Vk,Vj	E1	7AC0	0111101011	None	Index store vector longword (VM)
stvi.l.f Vk,Vj	E0	7AC0	0111101011	None	Index store vector longword (IVM)
stvi.s.t Vk,Vj	E1	7A80	0111101010	None	Index store vector single (VM)
stvi.s.f Vk,Vj	E0	7A80	0111101010	None	Index store vector single (IVM)
stvi.d.t Vk,Vj	E1	7AC0	0111101011	None	Index store vector double (VM)
stvi.d.f Vk,Vj	E0	7AC0	0111101011	None	Index store vector double (IVM)

## stvi.{b|h|w||s|d}.{t|f} Vk,Vj

---

### Description

The lower 32 bits of each of the first VL elements of vector register Vj specify a set of address offsets. These address offsets are each summed with the contents of address register A5 to yield a set of addresses that specify the destinations of operands whose contents are replaced by successive elements of Vk, if the corresponding VM bit is set (for .t) or clear (for .f).

---

### Operation

```
switch (E) { /* prefix bit <3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        c(Vj[a]<31..0> + A5) = Vk[a]; } }
      /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        c(Vj[a]<31..0> + A5) = Vk[a]; } }
      /* end of for loop */
    break; } /* end of switch */
```

---

### Notes

1. An ldea instruction typically loads A5 before execution of this instruction.
2. If the distance between successive elements is less than the precision of an element, unpredictable actions occur.
3. The .s.{t|f} and .d.{t|f} forms rename the .w.{t|f} and .l.{t|f} forms for convenience.

# sub.{h|w} #{n|N},Ak

## Subtract register (immediate from address)


**Purpose** To subtract an immediate operand from the contents of an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



—OR—



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	sub.h #n,Ak	ST	5A80	0101101010	C,AIV	Subtract short immediate address halfword
	sub.w #n,Ak	ST	5AC0	0101101011	C,AIV	Subtract short immediate address word
	sub.h #N,Ak	ST	1500	000101010	C,AIV	Subtract immediate address halfword
	sub.w #N,Ak	ST	1580	000101011	C,AIV	Subtract immediate address word

**Description** The contents of address register Ak minus either the short immediate operand (#n) or the sign-extended long immediate operand (#N) replace the contents of Ak.

Sign extension does not occur for the 3 bits of the short immediate form.

**Operation** Ak = Ak - Immediate;

**Exception** h | w Integer overflow



# sub.{h|w|s} #N,Sk

## Subtract register (immediate from scalar)

**Purpose** To subtract an immediate operand from the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
sub.h #N,Sk	ST	1508	000101010	SC,SIV	Subtract scalar/immediate integer halfword
sub.w #N,Sk	ST	1588	000101011	SC,SIV	Subtract scalar/immediate integer word
sub.s #N,Sk	ST	1888	000110001	OV,UN,RO	Subtract scalar/immediate single float

**Description**

The contents of scalar register Sk minus the sign-extended long immediate operand (#N, length indicated in L) replace the contents of Sk.

The carry out of the subtraction is returned in scalar carry (SC).

**Operation**

Sk = Sk - Immediate;

**Exceptions**

h w	Integer overflow
s	Exponent overflow Exponent underflow Reserved operand


# sub.{h|w} Aj,Ak

## Subtract registers (address from address)

**Purpose** To subtract the contents of one address register from the contents of another address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
sub.h Aj,Ak	ST	5A00	0101101000	C,AIV	Subtract address register halfword
sub.w Aj,Ak	ST	5A40	0101101001	C,AIV	Subtract address register word

**Description**

The contents of address register Ak minus the contents of Aj replace the contents of Ak.

**Operation**

$A_k = A_k - A_j;$

**Exception**

h|w                      Integer overflow


# sub.{b|h|w|l|s|d} Sj,Sk

## Subtract registers (scalar from scalar)

**Purpose** To subtract the contents of one scalar register from the contents of another scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
sub.b Sj,Sk	ST	5B00	0101101100	SC,SIV	Subtract scalar/scalar integer byte
sub.h Sj,Sk	ST	5B40	0101101101	SC,SIV	Subtract scalar/scalar integer halfword
sub.w Sj,Sk	ST	5B80	0101101110	SC,SIV	Subtract scalar/scalar integer word
sub.l Sj,Sk	ST	5BC0	0101101111	SC,SIV	Subtract scalar/scalar integer longword
sub.s Sj,Sk	ST	5580	0101010110	OV,UN,RO	Subtract scalar/scalar single float
sub.d Sj,Sk	ST	55C0	0101010111	OV,UN,RO	Subtract scalar/scalar double float

**Description** The contents of scalar register Sk minus the contents of Sj replace the contents of Sk.

**Operation**  $Sk = Sk - Sj;$

**Exceptions**

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand



# sub.{s|d} Si,Vj,Vk

## Reverse subtract registers (vector from scalar)

**Purpose** To subtract each element of a vector register from the contents of a scalar register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
sub.s	Si,Vj,Vk	E0	8000	1000000	OV,UN,RO	Subtract scalar/vector single float
sub.d	Si,Vj,Vk	E0	8200	1000001	OV,UN,RO	Subtract scalar/vector double float

**Description** The contents of each of the first VL elements of vector register Vk are replaced by the evaluation of the contents of scalar register Si minus the contents of the corresponding element of Vj.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Si - Vj[a]; }
```

**Exception**

s d	Exponent overflow
	Exponent underflow
	Reserved operand



# sub.{s|d}.{t|f} Si, Vj, Vk

## Reverse subtract registers (vector from scalar) (masked)

**Purpose** To subtract each element of a vector register from the contents of a scalar register under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
sub.s.t Si, Vj, Vk	E1		8800	1000100	OV, UN, RO	Subtract scalar/vector single (VM)
sub.s.f Si, Vj, Vk	E0		8800	1000100	OV, UN, RO	Subtract scalar/vector single (IVM)
sub.d.t Si, Vj, Vk	E1		8A00	1000101	OV, UN, RO	Subtract scalar/vector double (VM)
sub.d.f Si, Vj, Vk	E0		8A00	1000101	OV, UN, RO	Subtract scalar/vector double (IVM)

**Description** The contents of each of the first VL elements of vector register Vk are replaced by the evaluation of the contents of scalar register Si minus the contents of the corresponding element of Vj if the corresponding VM bit is set (for .t) or clear (for .f).

**Operation**

```

switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Si - Vj[a]; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Si - Vj[a]; } } /* end of for loop */
    break; } /* end of switch */

```

Exceptions

s | d

Exponent overflow  
Exponent underflow  
Reserved operand


# sub.{b|h|w|l|s|d} Vi,Sj,Vk

## Subtract registers (scalar from vector)

**Purpose** To subtract the contents of a scalar register from the elements of a vector register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	sub.b	Vi,Sj,Vk	ST	D800	1101100	SIV Subtract vector/scalar integer byte
	sub.h	Vi,Sj,Vk	ST	DA00	1101101	SIV Subtract vector/scalar integer halfword
	sub.w	Vi,Sj,Vk	ST	DC00	1101110	SIV Subtract vector/scalar integer word
	sub.l	Vi,Sj,Vk	ST	DE00	1101111	SIV Subtract vector/scalar integer longword
	sub.s	Vi,Sj,Vk	ST	BC00	1011110	OV,UN,RO Subtract vector/scalar single float
	sub.d	Vi,Sj,Vk	ST	BE00	1011111	OV,UN,RO Subtract vector/scalar double float

**Description** The contents of each of the first VL elements of vector register Vk are replaced by the evaluation of the contents of the corresponding element of Vi minus the contents of scalar register Sj.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Si - Vj[a]; }
```

**Exception**

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

# sub.{b|h|w|l|s|d}.{t|f} Vi,Sj,Vk

## Subtract registers (scalar from vector) (masked)



**Purpose**

To subtract the contents of a scalar register from the elements of a vector register under control of the vector merge (VM) register

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
sub.b.t Vi,Sj,Vk	E1	D800	1101100	SIV	Subtract vector/scalar byte (VM)
sub.b.f Vi,Sj,Vk	E0	D800	1101100	SIV	Subtract vector/scalar byte (IVM)
sub.h.t Vi,Sj,Vk	E1	DA00	1101101	SIV	Subtract vector/scalar halfword (VM)
sub.h.f Vi,Sj,Vk	E0	DA00	1101101	SIV	Subtract vector/scalar halfword (IVM)
sub.w.t Vi,Sj,Vk	E1	DC00	1101110	SIV	Subtract vector/scalar word (VM)
sub.w.f Vi,Sj,Vk	E0	DC00	1101110	SIV	Subtract vector/scalar word (IVM)
sub.l.t Vi,Sj,Vk	E1	DE00	1101111	SIV	Subtract vector/scalar longword (VM)
sub.l.f Vi,Sj,Vk	E0	DE00	1101111	SIV	Subtract vector/scalar longword (IVM)
sub.s.t Vi,Sj,Vk	E1	BC00	1011110	OV,UN,RO	Subtract vector/scalar single (VM)
sub.s.f Vi,Sj,Vk	E0	BC00	1011110	OV,UN,RO	Subtract vector/scalar single (IVM)
sub.d.t Vi,Sj,Vk	E1	BE00	1011111	OV,UN,RO	Subtract vector/scalar double (VM)
sub.d.f Vi,Sj,Vk	E0	BE00	1011111	OV,UN,RO	Subtract vector/scalar double (IVM)

## sub.{b|h|w|l|s|d}.{t|f} Vi,Sj,Vk

---

### Description

The contents of each of the first VL elements of vector register Vk are replaced by the evaluation of the contents of corresponding element of Vi minus the contents of scalar register Sj, only if the corresponding VM bit is set (for .t) or clear (for .f).

---

### Operation

```
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] - Sj; } /* end of for loop */
      break; /* go to end of switch */
    }
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] - Sj; } /* end of for loop */
      break; } /* end of switch */
}
```

---

### Exceptions

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand


# sub.{b|h|w|l|s|d} Vi, Vj, Vk

## Subtract registers (vector from vector)

**Purpose** To subtract the elements of two vector registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
sub.b Vi, Vj, Vk	ST	D000	1101000	SIV	Subtract vector/vector integer byte
sub.h Vi, Vj, Vk	ST	D200	1101001	SIV	Subtract vector/vector integer halfword
sub.w Vi, Vj, Vk	ST	D400	1101010	SIV	Subtract vector/vector integer word
sub.l Vi, Vj, Vk	ST	D600	1101011	SIV	Subtract vector/vector integer longword
sub.s Vi, Vj, Vk	ST	B400	1011010	OV, UN, RO	Subtract vector/vector single float
sub.d Vi, Vj, Vk	ST	B600	1011011	OV, UN, RO	Subtract vector/vector double float

**Description**

The contents of each of the first VL elements of vector register Vk are replaced by the evaluation of the contents of corresponding element of Vi minus the contents of the corresponding element of Vj.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] - Vj[a]; }
```

**Exceptions**

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

# sub.{b|h|w|l|s|d}.{t|f} Vi,Vj,Vk

## Subtract registers (vector from vector) (masked)



### Purpose

To subtract the elements of two vector registers under control of the vector merge (VM) register

### Application

C200/C3200, C3400, C3800 Series CPUs

### Format



### Op code

Mnemonic	Space	Hex	Binary	PSW	Description
sub.b.t	Vi,Vj,Vk	E1	D000	1101000	SIV Subtract byte vectors (VM)
sub.b.f	Vi,Vj,Vk	E0	D000	1101000	SIV Subtract byte vectors (!VM)
sub.h.t	Vi,Vj,Vk	E1	D200	1101001	SIV Subtract halfword vectors (VM)
sub.h.f	Vi,Vj,Vk	E0	D200	1101001	SIV Subtract halfword vectors (!VM)
sub.w.t	Vi,Vj,Vk	E1	D400	1101010	SIV Subtract word vectors (VM)
sub.w.f	Vi,Vj,Vk	E0	D400	1101010	SIV Subtract word vectors (!VM)
sub.l.t	Vi,Vj,Vk	E1	D600	1101011	SIV Subtract longword vectors (VM)
sub.l.f	Vi,Vj,Vk	E0	D600	1101011	SIV Subtract longword vectors (!VM)
sub.s.t	Vi,Vj,Vk	E1	B400	1011010	OV,UN,RO Subtract single vectors (VM)
sub.s.f	Vi,Vj,Vk	E0	B400	1011010	OV,UN,RO Subtract single vectors (!VM)
sub.d.t	Vi,Vj,Vk	E1	B600	1011011	OV,UN,RO Subtract double vectors (VM)
sub.d.f	Vi,Vj,Vk	E0	B600	1011011	OV,UN,RO Subtract double vectors (!VM)

Description

The contents of each of the first VL elements of vector register Vk are replaced by the evaluation of the contents of corresponding element of Vi minus the contents of the corresponding element of Vj, only if the corresponding VM bit is set (for .t) or clear (for .f).

Operation

```
switch (E) { /* prefix bit<3 */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] - Vj[a]; } }
      /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] - Vj[a]; } }
      /* end of for loop */
    break; } /* end of switch */
```

Exceptions

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand


# sum.{b|h|w|l|s|d} {Vk|Sk}

Sum register (vector)

**Purpose** To sum all the elements of a vector register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
sum.b	Vk	ST	7E00	0111111000000	SIV Sum a vector of bytes
sum.h	Vk	ST	7E08	0111111000001	SIV Sum a vector of halfwords
sum.w	Vk	ST	7E10	0111111000010	SIV Sum a vector of words
sum.l	Vk	ST	7E18	0111111000011	SIV Sum a vector of longwords
sum.s	Vk	ST	7E80	0111111010000	OV,UN,RO Sum a vector of single float
sum.d	Vk	ST	7E88	0111111010001	OV,UN,RO Sum a vector of double float

**Description**

The sum of the contents of scalar register Sk and the contents of the first VL elements of vector register Vk replaces Sk.

**Operation**

```
for (a = 0; a < VL; a++) {
    Sk = Sk + Vk[a];    /* see following notes */
}
```

**Exceptions**

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

## Notes

1. Initialize the scalar register properly for the first use of the sum reduce instruction (usually to 0).
2. The sequence of the sum executed by the hardware is *not* identical to the pseudocode sequence in the "Operation" section, that is, the execution sequence is implementation-specific. For more information, refer to the discussion of vector operations in Chapter 2.
3. Either  $V_k$  or  $S_k$  may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs:  $(V_0,S_0)$ ,  $(V_1,S_1)$ ,  $(V_2,S_2)$ ,  $(V_3,S_3)$ ,  $(V_4,S_4)$ ,  $(V_5,S_5)$ ,  $(V_6,S_6)$ ,  $(V_7,S_7)$ .

# sum.{b|h|w|l|s|d}.{t|f} {Vk|Sk}

Sum register (vector) (masked)



## Purpose

To sum a subset of the elements of a vector under control of the vector merge (VM) register

## Application

C200/C3200, C3400, C3800 Series CPUs

## Format



## Op code

Mnemonic	Space	Hex	Binary	PSW	Description
sum.b.t	Vk	E1	7E00	0111111000000	SIV Sum a vector of bytes (VM)
sum.b.f	Vk	E0	7E00	0111111000000	SIV Sum a vector of bytes (IVM)
sum.h.t	Vk	E1	7E08	0111111000001	SIV Sum a vector of halfwords (VM)
sum.h.f	Vk	E0	7E08	0111111000001	SIV Sum a vector of halfwords (IVM)
sum.w.t	Vk	E1	7E10	0111111000010	SIV Sum a vector of words (VM)
sum.w.f	Vk	E0	7E10	0111111000010	SIV Sum a vector of words (IVM)
sum.l.t	Vk	E1	7E18	0111111000011	SIV Sum a vector of longwords (VM)
sum.l.f	Vk	E0	7E18	0111111000011	SIV Sum a vector of longwords (IVM)
sum.s.t	Vk	E1	7E80	0111111010000	OV,UN,RO Sum a vector of single (VM)
sum.s.f	Vk	E0	7E80	0111111010000	OV,UN,RO Sum a vector of single (IVM)
sum.d.t	Vk	E1	7E88	0111111010001	OV,UN,RO Sum a vector of double (VM)
sum.d.f	Vk	E0	7E88	0111111010001	OV,UN,RO Sum a vector of double (IVM)

Description

The sum of the contents of scalar register Sk and the contents of the first VL elements of vector register Vk replaces Sk, only if the corresponding VM bit is set (for .t) or clear (for .f).

Operation

```
switch (E) { /* prefix bit <3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Sk = Sk + Vk[a]; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Sk = Sk + Vk[a]; } } /* end of for loop */
    break; } /* end of switch */
```

Exceptions

b h w l	Integer overflow
s d	Exponent overflow Exponent underflow Reserved operand

Notes

1. Initialize the scalar register properly for the first use of the sum reduce instruction (usually to 0).
2. The sequence of the sum executed by the hardware is *not* identical to the pseudocode sequence in the "Operation" section above, that is, the execution sequence is implementation-specific. For more information, refer to the discussion of vector operations in Chapter 2.
3. Either Vk or Sk may be used as a valid argument to this instruction. This instruction operates in distinct matched vector and scalar register pairs: (V0,S0), (V1,S1), (V2,S2), (V3,S3), (V4,S4), (V5,S5), (V6,S6), (V7,S7).




# sysc #r,#g

## System call

**Purpose** To perform a system call to ring specified in #r

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
sysc #r,#g	ST	1080	000100001	All bits	Perform a system call

**Description**

An inward or current ring crossing with protection checks is performed. Temp = PC + instruction length, where PC is the address of this instruction. If the call is to the current ring, then the current SP is used. If the call is to an inner ring (#r), then the stack for ring #r is used.

For C100 Series CPUs the SP contained in page 0 of the inner ring is used to define the base of the inner ring stack.

For multiprocessing C Series CPUs:

- The stack pointer contained in the extended return block is popped off the system resource structure.
- The #g field references an entry in a gate and is used to obtain the address of the called instruction for both intra- or inward-ring crossing. The #r field is the number of the called ring. The base of the gate is referenced by bytes <76..79> of page 0 of the ring named by #r.

- After the new ring stack is established, an extended return block is pushed. All A and S (including S0 and A0) registers are saved, as well as the PSW and the address of the instruction following this call instruction.

---

## Operation

```

PSW[FRL] = 01;      /* extended frame */
if (CPU == C200) { /* multiprocessing C Series */
    push(thread_timer); }
push(S0); push(S1); push(S2); push(S3); push(S4);
push(S5); push(S6); push(S7); push(A0); push(A1);
push(A2); push(A3); push(A4); push(A5); push(A6);
push(A7); push(PSW); push(next_instruction_address);
PSW[FRL] = 0; PSW[C] = 0; PSW[SC] = 0; PSW[AIV] = 0;
PSW[ADZ] = 0; PSW[UN] = 0; PSW[OV] = 0; PSW[FDZ] = 0;
PSW[RO] = 0; PSW[SIV] = 0; PSW[SDZ] = 0; PSW[FIN] = 0;
Execute a call to ring #r, GATE(#g) ;
Get new stack pointer;
if (CPU == C200) { /* multiprocessing C Series */
    SP = SP - 112; /* Extended return block */ }
else { /* C100 Series */
    SP = SP - 104; } /* Extended return block */
FP = SP;
PC <31..29> = #r;
PC <28..1> = GATE_ARRAY(#g);

```

---

## Exceptions

Ring violation (outward call)  
Ring violation (invalid gate)

---

## Notes

1. All PSW bits are cleared to zero after the extended frame is pushed.
2. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 7, "Process structures," for a more detailed explanation of stack switching and the structure of the gate array.
3. The stack pointer saved in the extended return block references the top of stack of the caller's ring.
4. If the ring to be called is 0, and the gate entry is less than 32,768, then the immediate length can be specified as 16 bits.
5. If L in the instruction is 0, the 16 bits immediately following the op code are sign-extended to 32 bits. These 32 bits are interpreted as the #r, #g fields.




# tas *effa*

## Test and set byte

**Purpose** To indivisibly test and set a byte in memory

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
tas <i>effa</i>	ST		0C00	00001100	C	Test and set a memory byte

**Description** This instruction is the “signal” corresponding to the test and clear byte instruction (*tac*). It performs an implicit *msync*, that is, waits for all previous stores to reach memory before proceeding. It then sets the “lock” byte. C is set to 1 if the lock byte was clear, otherwise C is cleared to 0.

**Operation**

```

msync;
if ( c(effa) == 0 ) {
    C = 1; }
else {
    C = 0; }
c(effa) = 0xFF;
    
```

- Notes**
1. The test and set byte is used to test a byte in memory indivisibly, that is, this instruction is atomic. No I/O operation is permitted between the read and write of the referenced byte.
  2. The X field is unused.




# trap #rm,#b

Trap process

**Purpose** To selectively force all threads sharing the same communication register set to enter the exception handler

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
trap #rm,#b	ST	1A00	0001101000	All bits	Force a trap system exception

## Description

The ring number #rm and bit number #b are validated. The most significant bit of #rm specifies ring 4. The least significant bit specifies ring 0. If they are valid, bit #b (a number from 0-63) in trap instruction registers specified by the ring mask #rm is set. If #rm specifies the current ring, then a trap on this CPU is taken in the manner described in the pseudocode in the "Operation" section.

A ring 0 system exception occurs for all threads within the specified rings that share the same communication register set. The specified bit is ored with the specified ring's trap instruction register in the hardware communication registers. If the ring mask specifies the current ring, the ring 0 exception handler is executed with a code of 14 (hex) and 0 qualifier.

## Operation

```
if (crossing_rings) {
    Allocate a ring 0 stack from the system resource
    structur; }
PSW[FRL] = 01;      /* extended frame */
push(thread_timer); push(S0); push(S1); push(S2);
push(S3); push(S4); push(S5); push(S6); push(S7);
push(A0); push(A1); push(A2); push(A3); push(A4);
push(A5); push(A6); push(A7); push(PSW);
push(next_instruction_address); PSW = 0;
SP = SP - 112;      /* extended return block */
FP = SP; A5 = 0x00001400;
S0 = trap instruction register that trapped;
Enter the ring 0 system exception handler;
```

## Exceptions

Invalid trap instruction

## Notes

1. The PSW is cleared to all zeros.
2. The trap condition remains outstanding until all bits in the hardware communication trap instruction register are cleared. If a thread attempts to enter a ring that has any bits set in the ring's trap instruction register, it will immediately enter the ring 0 exception handler.
3. Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 12, "Operating system exceptions," for a detailed explanation of the trap instruction.
4. The X field is unused.




# tst *Ceffa*

## Test communication register lock

**Purpose** To test the value of the lock bit associated with the communication register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
tst a		E0	0100	0000000100	C,CAT	Test communication register lock bit

**Description** C is loaded with the current value of the lock bit for the addressed communication register. Neither L (*Ceffa*) or c (*Ceffa*) are modified.

**Operation** C = L (*Ceffa*) ;

**Exception** Ring violation (invalid communication register address)

**Note** The X field is unused.


# tstvv

Test vector valid

**Purpose** To test the value of the vector valid (VV) flag

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
tstvv		ST	7D78	0111110101111	SC	Test value of vector valid flag

**Description** The value of the VV flag replaces the SC bit.

**Operation**

```
if (VV == 1) {  
    SC = 1; }  
else {  
    SC = 0; }
```

**Notes**

1. This instruction is not privileged.
2. The X field is unused.




# tzc Vj, Vk

## Trailing zero count (vector)

**Purpose** To count the number of trailing zero bits in each element of a vector register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
tzc Vj, Vk		ST	6200	0110001000	None	Trailing zero count vector

**Description** Each of the first VL elements of Vk is replaced by the number of trailing zeros contained in the 64 bits of the corresponding element of Vj. If an element of Vj contains all zeros, the corresponding element of Vk becomes 64.

**Operation**

```

for (a = 0; a < VL; a++) {
    for (b = 0; b < 63; b++) {
        if (Vj[a]<b> != 0) {
            break; } } /* found rightmost 1, so break loop */
    Vk[a] = b; }
    
```

# tzc.{t|f} Vj,Vk

## Trailing zero count (vector) (masked)



**Purpose**

To count the number of trailing zero bits in each element of a vector register under control of the vector merge (VM) register

**Application**

C200/C3200, C3400, C3800 Series CPUs

**Format**



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
tzc.t Vj,Vk	E1	6200	0110001000	None	Trailing zero count vector (VM)
tzc.f Vj,Vk	E0	6200	0110001000	None	Trailing zero count vector (IVM)

## Description

Each of the first VL elements of Vk is replaced by the number of trailing zeros contained in the 64 bits of the corresponding element of Vj, only if the corresponding VM bit is set (for .t) or clear (for .f).

## Operation

```

switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        for (b = 0; b <= 63; b++) {
          if (Vj[a]<b> != 0) {
            break; } } /* found rightmost 1,
                        /* so break loop */
          Vk[a] = b; } } /* end if TRUE */
        break; /* go to end of switch */

  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        for (b = 0; b <= 63; b++) {
          if (Vj[a]<b> != 0) {
            break; } } /* found rightmost 1,
                        /* so break loop */
          Vk[a] = temp; } } /* end if FALSE */
        break; } /* end of switch */

```




# ulk *Ceffa*

## Unlock communication register

**Purpose** To unlock a communication register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
	ulk <i>Ceffa</i>	E0	0300	0000001100	C,CAT	Unlock communication register

**Description** If the lock bit for the addressed communication register is cleared, the communication registers are not modified and "fail" status (C = 0) is returned. If the lock bit for the addressed communication register is set, the lock bit is cleared, and "success" status (C = 1) is returned.

**Operation**

```

if (L(Ceffa) == 1) {
    L(Ceffa) = 0;
    C = 1; }
else {
    C = 0; }

```

**Exceptions** Ring violation (invalid communication register address)  
Deadlock exception

**Notes**

1. This instruction is atomic.
2. The X field is unused.


# wfork

## Wait for a fork

**Purpose** To terminate a thread, idle the current CPU and look for any posted forks

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
wfork	ST		7C98	0111110010011	None	Wait for a fork

**Description** The CPU is returned to the idle state and is disassociated from any process context. Then an attempt is made to find other posted forks. If a posted fork is found in the current CIR, the fork is taken directly and the CPU is not idled. If there is no fork in the current CIR, the CPU is idled and forks are accepted from other CIRs.

Refer to the *CONVEX Architecture Reference Manual (C Series)*, Chapter 11, "Operating system interrupts," for a description of specific actions of an idle CPU.

**Operation**

```

if (!rcv(threadcount)) /* loop until rcv() succeeds, */
    (restart instruction); /* ...accepting interrupts */
if (threadcount == 1) {
    if (rcv(forkposted)) {
        if (fork.type == PFORKED) { /* take fork in this CIR */
            ulk(forklck); /* clear fork */ }
        else {
            rcv(forklck); /* clear fork */
            snd(threadcount);
            (Deadlock); /* mixed wfork and join */ } }
    else {
        snd(threadcount);
        (Deadlock); } } /* last thread termination */
else {
    idle the CPU; }

```

**Exceptions** Deadlock exception (last thread termination)  
 Deadlock exception (mixed wfork and join)

## wfork

### Notes

- 
1. Programs that mix the `wfork` and `join` instructions after a `spawn` instruction must properly synchronize execution of these instructions to insure that last thread termination deadlocks do not occur.
  2. This instruction may be traced, that is, if either PSW (TTR) or PSW (TIT) is set and the CPU attempts to go idle, an instruction trace trap will occur.
  3. The X field is unused.


# xmti Sk

## Transmit interrupt

**Purpose** To interrupt a channel

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
xmti Sk	ST		7D68	0111110101101	C	Transmit interrupt

**Description** An interrupt is asserted to the virtual interrupt channel specified by Sk<7..0>.

**Operation** Assert the channel interrupt line of virtual channel c (Sk) <7..0>;

**Exception** Ring violation (privileged instruction)

- Notes**
1. Channels <0..7> are associated with the CPU and are maskable (refer to the msk i instruction).
  2. Address carry (C) is cleared to 0 if the interrupt is successfully transmitted, and C is set to 1 if the operation times out.



# xor #N,Ak

## Exclusive or (address register with immediate)

**Purpose** To exclusive or an immediate operand with an address register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
xor #N,Ak		ST	1300	000100110	None	Exclusive or (immediate with address register)

**Description** The exclusive or of the sign-extended long immediate operand (#N, length indicated by L) and the contents of address register Ak replaces the contents of Ak.

**Operation**  $Ak = Ak \wedge \text{Immediate};$


# xor #N,Sk

## Exclusive or (immediate with scalar)

**Purpose** To *exclusive or* an immediate operand with the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
xor #N,Sk	ST	1308	000100110	None	Exclusive or (scalar with immediate)	

**Description** The *exclusive or* of the sign-extended long immediate operand (#N, length indicated by L) and the least significant 32 bits of scalar register Sk replaces the least significant 32 bits of Sk.

The most significant 32 bits of Sk are not affected.

**Operation**  $Sk\langle 31..0 \rangle = Sk\langle 31..0 \rangle \wedge \text{Immediate};$


# xor Aj, Ak

## Exclusive or registers (address with address)

**Purpose** To exclusive or the contents of two address registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
xor Aj, Ak		ST	5280	0101001010	None	Exclusive or address register

**Description** The exclusive or of the contents of address registers Aj and Ak replaces the contents of Ak.

**Operation**  $A_k = A_k \wedge A_j;$


# xor Sj,Sk

## Exclusive or registers (scalar with scalar)

**Purpose** To *exclusive or* the contents of two scalar registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
xor Sj,Sk		ST	5380	0101001110	None	Exclusive or scalar/scalar

**Description** The *exclusive or* of the contents of scalar registers Sj and Sk replaces the contents of Sk.


**Operation**  $Sk = Sk \wedge Sj;$

# xor Vi, Sj, Vk

## Exclusive or registers (vector with scalar)

**Purpose** To exclusive or the elements of a vector register and the contents of a scalar register

**Application** C100, C200/C3200, C3400, C3800 Series CPUs



**Op code**

Mnemonic	Space	Hex	Binary	PSW	Description
xor Vi,Sj,Vk	ST	AC00	1010110	None	Exclusive or vector/scalar

**Description** The exclusive or of the contents of the corresponding element of Vi and the contents of scalar register Sj replaces the contents of each of the first VL elements of vector register Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    vk[a] = vi[a] ^ sj; }
```



# xor.{t|f} Vi,Sj,Vk

## Exclusive or registers (vector with scalar) (masked)

**Purpose** To exclusive or the contents of a vector and a scalar under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
xor.t Vi,Sj,Vk	E1		AC00	1010110	None	Exclusive or vector/scalar (VM)
xor.f Vi,Sj,Vk	E0		AC00	1010110	None	Exclusive or vector/scalar (IVM)

**Description** The exclusive or of the contents of the corresponding element of Vi and the contents of scalar register Sj, replaces the contents each of the first VL elements of vector register Vk, only if the corresponding VM bit is set (for .t) or clear (for .f).

**Operation**

```

switch (E) { /* prefix bit <3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] ^ Sj; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] ^ Sj; } } /* end of for loop */
    break; } /* end of switch */

```


# xor Vi, Vj, Vk

## Exclusive or registers (vector with vector)

**Purpose** To exclusive or the elements of two vector registers

**Application** C100, C200/C3200, C3400, C3800 Series CPUs

**Format**



	Mnemonic	Space	Hex	Binary	PSW	Description
<b>Op code</b>	xor Vi, Vj, Vk	ST	A400	1010010	None	Exclusive or two vectors

**Description** The exclusive or of the contents of the corresponding elements of Vi and Vj replaces the contents of each of the first VL elements of vector register Vk.

**Operation**

```
for (a = 0; a < VL; a++) {
    Vk[a] = Vi[a] ^ Vj[a]; }
```



# xor.{t|f} Vi, Vj, Vk

## Exclusive or registers (vector with vector) (masked)

**Purpose** To exclusive or the contents of two vector registers under control of the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
xor.t Vi,Vj,Vk	E1	A400	1010010	None	Exclusive or two vectors (VM)	
xor.f Vi,Vj,Vk	E0	A400	1010010	None	Exclusive or two vectors (IVM)	

**Description** The exclusive or of the contents of the corresponding elements of Vi and Vj replaces the contents of each of the first VL elements of vector register Vk, only if the corresponding VM bit is set (for .t) or clear (for .f).

**Operation**

```

switch (E) { /* prefix bit <3> */
  case TRUE: /* .t */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 1) { /* if VM<a> is TRUE */
        Vk[a] = Vi[a] ^ Vj[a]; } /* end of for loop */
      break; /* go to end of switch */
    }
  case FALSE: /* .f */
    for (a = 0; a < VL; a++) {
      if (VM<a> == 0) { /* if VM<a> is FALSE */
        Vk[a] = Vi[a] ^ Vj[a]; } /* end of for loop */
      break; } /* end of switch */
}

```



# xpnd.{t|f} Vj,Vk

## Expand (copy) register (vector) (masked)

**Purpose** To expand (copy) a vector using the vector merge (VM) register

**Application** C200/C3200, C3400, C3800 Series CPUs

**Format**



Op code	Mnemonic	Space	Hex	Binary	PSW	Description
xpnd.t Vj,Vk	E1		6280	0110001010	None	Expand a vector (VM)
xpnd.f Vj,Vk	E0		6280	0110001010	None	Expand a vector (!VM)

**Description** Each element of vector register Vj is copied to vector register Vk, only if the corresponding VM register bit is set (for .t) or clear (for .f).

**Operation**

```

a = 0;
switch (E) { /* prefix bit<3> */
  case TRUE: /* .t */
    for (b = 0; b < VL; b++) {
      if (VM<b> == 1) { /* if VM<b> is TRUE */
        Vk[b] = Vj[a];
        a = a + 1; } } /* end of for loop */
    break; /* go to end of switch */
  case FALSE: /* .f */
    for (b = 0; b < VL; b++) {
      if (VM<b> == 0) { /* if VM<b> is FALSE */
        Vk[b] = Vj[a];
        a = a + 1; } } /* end of for loop */
    break; } /* end of switch */

```

**Note** The plc VM instruction calculates the number of elements copied from Vj.

# Instructions sorted by op code

# A

**Table 17**  
Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 0000	<i>exit</i>	Error exit instruction
ST 0100	<i>jmp effa</i>	Jump always
ST 0200	<i>jmp.i.f effa</i>	Jump on ION false
ST 0300	<i>jmp.i.t effa</i>	Jump on ION true
ST 0400	<i>jmp.a.f effa</i>	Jump on address carry false
ST 0500	<i>jmp.a.t effa</i>	Jump on address carry true
ST 0600	<i>jmp.s.f effa</i>	Jump on scalar carry false
ST 0700	<i>jmp.s.t effa</i>	Jump on scalar carry true
ST 0800	<i>tac effa</i>	Test and clear a byte in memory
ST 0900	<i>ldea effa, Ak</i>	Load effective address
ST 0A00	<i>ld.l effa, VLS</i>	Load VS and VL from memory
ST 0B00	<i>ld.x effa, VM</i>	Load VM from memory
ST 0C00	<i>tas effa</i>	Test and set a memory byte
ST 0D00	<i>pshea effa</i>	Push effective address
ST 0E00	<i>st.l VLS, effa</i>	Store VS and VL to memory
ST 0F00	<i>st.x VM, effa</i>	Store VM into memory
ST 1000	<i>halt #N, Ak</i>	Halt the CPU
ST 1008	<i>ld.d #N, Sk</i>	Load double float immediate upper 32 bits

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 1080	<code>sysc #r, #g</code>	Perform a system call
ST 1088	<code>ld.du #N, Sk</code>	Load 64-bit floating immediate
ST 1088	<code>ld.lu #N, Sk</code>	Load 64-bit integer immediate
ST 1088	<code>ld.u #N, Sk</code>	Load immediate
ST 1100	<code>ld.h #N, Ak</code>	Load halfword immediate into Ak
ST 1108	<code>ld.l #N, Sk</code>	Load 32-bit immediate sign-extended to 64 bits
ST 1180	<code>ld.w #N, Ak</code>	Load immediate into Ak
ST 1188	<code>ld.dl #N, Sk</code>	Load 64-bit floating immediate
ST 1188	<code>ld.ll #N, Sk</code>	Load 64-bit integer immediate
ST 1188	<code>ld.s #N, Sk</code>	Load a single float immediate
ST 1188	<code>ld.w #N, Sk</code>	Load a 32-bit immediate
ST 1200	<code>and #N, Ak</code>	AND immediate to address register
ST 1208	<code>and #N, Sk</code>	AND scalar/immediate
ST 1280	<code>or #N, Ak</code>	OR immediate to address register
ST 1288	<code>or #N, Sk</code>	OR scalar/immediate
ST 1300	<code>xor #N, Ak</code>	Exclusive OR immediate to address register
ST 1308	<code>xor #N, Sk</code>	Exclusive OR scalar/immediate
ST 1380	<code>shf #N, Ak</code>	Logical shift immediate
ST 1388	<code>shf #N, Sk</code>	Shift scalar/immediate
ST 1400	<code>add.h #N, Ak</code>	Add immediate address halfword
ST 1408	<code>add.h #N, Sk</code>	Add scalar/immediate integer halfword
ST 1480	<code>add.w #N, Ak</code>	Add immediate address word
ST 1488	<code>add.w #N, Sk</code>	Add scalar/immediate integer word
ST 1500	<code>sub.h #N, Ak</code>	Subtract immediate address halfword
ST 1508	<code>sub.h #N, Sk</code>	Subtract scalar/immediate integer halfword
ST 1580	<code>sub.w #N, Ak</code>	Subtract immediate address word

**Table 17 (continued)**  
**Instructions sorted by op code**

Op code (Hex)	Instruction mnemonic	Instruction description
ST 1588	sub.w #N, Sk	Subtract scalar/immediate integer word
ST 1600	mul.h #N, Ak	Multiply immediate address halfword
ST 1608	mul.h #N, Sk	Multiply scalar/immediate integer halfword
ST 1680	mul.w #N, Ak	Multiply immediate address word
ST 1688	mul.w #N, Sk	Multiply scalar/immediate integer word
ST 1700	div.h #N, Ak	Divide immediate address halfword
ST 1708	div.h #N, Sk	Divide scalar/scalar integer halfword
ST 1780	div.w #N, Ak	Divide immediate address word
ST 1788	div.w #N, Sk	Divide scalar/scalar integer word
ST 1800	ld.w #N, VL	Load VL with an immediate
ST 1808	add.s #N, Sk	Add scalar/immediate single float
ST 1880	ld.w #N, VS	Load VS from an immediate
ST 1888	sub.s #N, Sk	Subtract scalar/immediate single float
ST 1908	mul.s #N, Sk	Multiply scalar/immediate single float
ST 1980	shf.w #N, Sk	Shift scalar word/immediate
ST 1988	div.s #N, Sk	Divide scalar/scalar single float
ST 1A00	trap #rm, #b	Force a trap system exception
ST 1A08	le.s #N, Sk	Compare less than or equal single
ST 1A88	lt.s #N, Sk	Compare less than single
ST 1B00	eq.h #N, Ak	Compare equal halfword
ST 1B08	eq.h #N, Sk	Compare equal halfword
ST 1B80	eq.w #N, Ak	Compare equal word
ST 1B88	eq.w #N, Sk	Compare equal word
ST 1C00	leu.h #N, Ak	Compare unsigned less than halfword
ST 1C08	leu.h #N, Sk	Compare unsigned less than or equal to halfword
ST 1C80	leu.w #N, Ak	Compare unsigned less than word

Table 17 (continued)

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 1C88	leu.w #N, Sk	Compare unsigned less than or equal to word
ST 1D00	ltu.h #N, Ak	Compare unsigned less than halfword
ST 1D08	ltu.h #N, Sk	Compare unsigned less than halfword
ST 1D80	ltu.w #N, Ak	Compare unsigned less than word
ST 1D88	ltu.w #N, Sk	Compare unsigned less than word
ST 1E00	le.h #N, Ak	Compare less than or equal halfword
ST 1E08	le.h #N, Sk	Compare less than or equal halfword
ST 1E80	le.w #N, Ak	Compare less than or equal word
ST 1E88	le.w #N, Sk	Compare less than or equal word
ST 1F00	lt.h #N, Ak	Compare less than halfword
ST 1F08	lt.h #N, Sk	Compare less than halfword
ST 1F80	lt.w #N, Ak	Compare less than word
ST 1F88	lt.w #N, Sk	Compare less than word
ST 2000	call <i>effa</i>	Call a subroutine
ST 2100	calls <i>effa</i>	Call a subroutine
ST 2200	callq <i>effa</i>	Push the PC and jump
ST 2300	pfork <i>effa</i> , Ak	Post a fork
ST 2400	ste.b Sk, <i>effa</i>	Store an extended scalar byte
ST 2500	ste.h Sk, <i>effa</i>	Store an extended scalar halfword
ST 2600	ste.s Sk, <i>effa</i>	Store an extended scalar single float
ST 2600	ste.w Sk, <i>effa</i>	Store an extended scalar word
ST 2700	ste.d Sk, <i>effa</i>	Store an extended scalar double float
ST 2700	ste.l Sk, <i>effa</i>	Store an extended scalar longword
ST 2800	ld.b <i>effa</i> , Ak	Load address register byte
ST 2900	ld.h <i>effa</i> , Ak	Load address register halfword
ST 2A00	ld.w <i>effa</i> , Ak	Load address register word

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 2B00	<i>incr.w effa, Ak</i>	Increment resource structure data
ST 2C00	<i>st.b Ak, effa</i>	Store address register byte
ST 2D00	<i>st.h Ak, effa</i>	Store address register halfword
ST 2E00	<i>st.w Ak, effa</i>	Store address register word
ST 2F00	<i>incr.l effa, Sk</i>	Increment long resource structure
ST 3000	<i>ld.b effa, Sk</i>	Load scalar byte
ST 3100	<i>ld.h effa, Sk</i>	Load scalar halfword
ST 3200	<i>ld.s effa, Sk</i>	Load scalar single float
ST 3200	<i>ld.w effa, Sk</i>	Load scalar word
ST 3300	<i>ld.d effa, Sk</i>	Load scalar double float
ST 3300	<i>ld.l effa, Sk</i>	Load scalar longword
ST 3400	<i>st.b Sk, effa</i>	Store scalar byte
ST 3500	<i>st.h Sk, effa</i>	Store scalar halfword
ST 3600	<i>st.s Sk, effa</i>	Store scalar single float
ST 3600	<i>st.w Sk, effa</i>	Store scalar word
ST 3700	<i>st.d Sk, effa</i>	Store scalar double float
ST 3700	<i>st.l Sk, effa</i>	Store scalar longword
ST 3800	<i>ld.b effa, Vk</i>	Load vector byte
ST 3900	<i>ld.h effa, Vk</i>	Load vector halfword
ST 3A00	<i>ld.s effa, Vk</i>	Load vector single float
ST 3A00	<i>ld.w effa, Vk</i>	Load vector word
ST 3B00	<i>ld.d effa, Vk</i>	Load vector double float
ST 3B00	<i>ld.l effa, Vk</i>	Load vector longword
ST 3C00	<i>st.b Vk, effa</i>	Store vector byte
ST 3D00	<i>st.h Vk, effa</i>	Store vector halfword
ST 3E00	<i>st.s Vk, effa</i>	Store vector single float

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 3E00	st.w V <sub>k</sub> , eff <sub>a</sub>	Store vector word
ST 3F00	st.d V <sub>k</sub> , eff <sub>a</sub>	Store vector double float
ST 3F00	st.l V <sub>k</sub> , eff <sub>a</sub>	Store vector longword
ST 4000	cvtw.b A <sub>j</sub> , A <sub>k</sub>	Convert word to byte
ST 4040	cvtw.h A <sub>j</sub> , A <sub>k</sub>	Convert word to halfword
ST 4080	cvtb.w A <sub>j</sub> , A <sub>k</sub>	Convert byte to word
ST 40C0	cvth.w A <sub>j</sub> , A <sub>k</sub>	Convert halfword to word
ST 4100	cvtw.b S <sub>j</sub> , S <sub>k</sub>	Convert word to byte
ST 4140	cvtw.h S <sub>j</sub> , S <sub>k</sub>	Convert word to halfword
ST 4180	cvtb.w S <sub>j</sub> , S <sub>k</sub>	Convert byte to word
ST 41C0	cvth.w S <sub>j</sub> , S <sub>k</sub>	Convert halfword to word
ST 4200	cvtw.s S <sub>j</sub> , S <sub>k</sub>	Convert word to single float
ST 4240	cvts.w S <sub>j</sub> , S <sub>k</sub>	Convert single float to word
ST 4280	cvt.d.s S <sub>j</sub> , S <sub>k</sub>	Convert double float to single float
ST 42C0	cvts.d S <sub>j</sub> , S <sub>k</sub>	Convert single float to double float
ST 4300	cvts.l S <sub>j</sub> , S <sub>k</sub>	Convert single float to longword
ST 4340	cvt.d.l S <sub>j</sub> , S <sub>k</sub>	Convert double float to longword
ST 4380	cvt.l.s S <sub>j</sub> , S <sub>k</sub>	Convert longword to single float
ST 43C0	cvt.l.d S <sub>j</sub> , S <sub>k</sub>	Convert longword to double float
ST 4400	ldpa A <sub>j</sub> , A <sub>k</sub>	Load a physical byte address into A <sub>k</sub>
ST 4440	shf #n, A <sub>k</sub>	Logical shift short immediate
ST 4480	ld.h #n, A <sub>k</sub>	Load short immediate into A <sub>k</sub>
ST 44C0	ld.w #n, A <sub>k</sub>	Load short immediate into A <sub>k</sub>
ST 4500	cvt.l.w S <sub>j</sub> , S <sub>k</sub>	Convert longword to word
ST 4540	cvtw.l S <sub>j</sub> , S <sub>k</sub>	Convert word to longword
ST 4580	plc.t S <sub>j</sub> , S <sub>k</sub>	Count the number of ones in S <sub>j</sub>

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
ST 45C0	tzc Sj, Sk	Count of trailing zeros in Sj
ST 4600	eq.h Aj, Ak	Compare equal halfword
ST 4640	eq.w Aj, Ak	Compare equal word
ST 4680	eq.h #n, Ak	Compare equal halfword
ST 46C0	eq.w #n, Ak	Compare equal word
ST 4700	eq.b Sj, Sk	Compare equal byte
ST 4740	eq.h Sj, Sk	Compare equal halfword
ST 4780	eq.w Sj, Sk	Compare equal word
ST 47C0	eq.l Sj, Sk	Compare equal longword
ST 4800	leu.h Aj, Ak	Compare unsigned less than or equal to halfword
ST 4840	leu.w Aj, Ak	Compare unsigned less than or equal to word
ST 4880	leu.h #n, Ak	Compare unsigned less than or equal halfword
ST 48C0	leu.w #n, Ak	Compare unsigned less than or equal word
ST 4900	leu.b Sj, Sk	Compare less than or equal to byte
ST 4940	leu.h Sj, Sk	Compare less than or equal to halfword
ST 4980	leu.w Sj, Sk	Compare less than or equal to word
ST 49C0	leu.l Sj, Sk	Compare less than or equal to longword
ST 4A00	ltu.h Aj, Ak	Compare unsigned less than halfword
ST 4A40	ltu.w Aj, Ak	Compare unsigned less than word
ST 4A80	ltu.h #n, Ak	Compare unsigned less than halfword
ST 4AC0	ltu.w #n, Ak	Compare unsigned less than word
ST 4B00	ltu.b Sj, Sk	Compare less than byte
ST 4B40	ltu.h Sj, Sk	Compare less than halfword
ST 4B80	ltu.w Sj, Sk	Compare less than word
ST 4BC0	ltu.l Sj, Sk	Compare less than longword
ST 4C00	le.h Aj, Ak	Compare less than or equal signed halfword

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 4C40	le.w Aj, Ak	Compare less than or equal signed word
ST 4C80	le.h #n, Ak	Compare less than or equal halfword
ST 4CC0	le.w #n, Ak	Compare less than or equal word
ST 4D00	le.b Sj, Sk	Compare less than or equal byte
ST 4D40	le.h Sj, Sk	Compare less than or equal halfword
ST 4D80	le.w Sj, Sk	Compare less than or equal word
ST 4DC0	le.l Sj, Sk	Compare less than or equal longword
ST 4E00	lt.h Aj, Ak	Compare less than signed halfword
ST 4E40	lt.w Aj, Ak	Compare less than signed word
ST 4E80	lt.h #n, Ak	Compare less than halfword
ST 4EC0	lt.w #n, Ak	Compare less than word
ST 4F00	lt.b Sj, Sk	Compare less than byte
ST 4F40	lt.h Sj, Sk	Compare less than halfword
ST 4F80	lt.w Sj, Sk	Compare less than word
ST 4FC0	lt.l Sj, Sk	Compare less than longword
ST 5000	add.w Sj, Ak	Add scalar to address word
ST 5040	shf Aj, Ak	Shift an address
ST 5080	mov Aj, Ak	Move address register
ST 50C0	mov Sj, Ak	Move 32 bits of Sj into Ak
ST 5100	mov.s Sj, Sk	Move scalar register double float
ST 5100	mov.w Sj, Sk	Move scalar register word
ST 5140	shf Sj, Sk	Shift a scalar
ST 5180	mov.d Sj, Sk	Move scalar register single float
ST 5180	mov.l Sj, Sk	Move scalar register longword
ST 51C0	mov Aj, Sk	Move an address to a scalar
ST 5200	and Aj, Ak	AND address register

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
ST 5240	or Aj, Ak	OR address register
ST 5280	xor Aj, Ak	Exclusive OR address register
ST 52C0	not Aj, Ak	Complement address register
ST 5300	and Sj, Sk	AND scalar/scalar
ST 5340	or Sj, Sk	OR scalar/scalar
ST 5380	xor Sj, Sk	Exclusive OR scalar/scalar
ST 53C0	not Sj, Sk	Complement scalar/scalar
ST 5400	le.s Sj, Sk	Compare less than or equal single float
ST 5440	le.d Sj, Sk	Compare less than or equal double float
ST 5480	lt.s Sj, Sk	Compare less than single float
ST 54C0	lt.d Sj, Sk	Compare less than double float
ST 5500	add.s Sj, Sk	Add scalar/scalar single float
ST 5540	add.d Sj, Sk	Add scalar/scalar double float
ST 5580	sub.s Sj, Sk	Subtract scalar/scalar single float
ST 55C0	sub.d Sj, Sk	Subtract scalar/scalar double float
ST 5600	eq.s Sj, Sk	Compare equal single float
ST 5640	eq.d Sj, Sk	Compare equal double float
ST 5680	neg.h Aj, Ak	Negate address register halfword
ST 56C0	neg.w Aj, Ak	Negate address register word
ST 5700	mul.s Sj, Sk	Multiply scalar/scalar single float
ST 5740	mul.d Sj, Sk	Multiply scalar/scalar double float
ST 5780	div.s Sj, Sk	Divide scalar/scalar single float
ST 57C0	div.d Sj, Sk	Divide scalar/scalar double float
ST 5800	add.h Aj, Ak	Add address register halfword
ST 5840	add.w Aj, Ak	Add address register word
ST 5880	add.h #n, Ak	Add short immediate address halfword

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 58C0	add.w #n, Ak	Add short immediate address word
ST 5900	add.b Sj, Sk	Add scalar/scalar integer byte
ST 5940	add.h Sj, Sk	Add scalar/scalar integer halfword
ST 5980	add.w Sj, Sk	Add scalar/scalar integer word
ST 59C0	add.l Sj, Sk	Add scalar/scalar integer longword
ST 5A00	sub.h Aj, Ak	Subtract address register halfword
ST 5A40	sub.w Aj, Ak	Subtract address register word
ST 5A80	sub.h #n, Ak	Subtract short immediate address halfword
ST 5AC0	sub.w #n, Ak	Subtract short immediate address word
ST 5B00	sub.b Sj, Sk	Subtract scalar/scalar integer byte
ST 5B40	sub.h Sj, Sk	Subtract scalar/scalar integer halfword
ST 5B80	sub.w Sj, Sk	Subtract scalar/scalar integer word
ST 5BC0	sub.l Sj, Sk	Subtract scalar/scalar integer longword
ST 5C00	mul.h Aj, Ak	Multiply address register halfword
ST 5C40	mul.w Aj, Ak	Multiply address register word
ST 5C80	mul.h #n, Ak	Multiply short immediate address halfword
ST 5CC0	mul.w #n, Ak	Multiply short immediate address word
ST 5D00	mul.b Sj, Sk	Multiply scalar/scalar integer byte
ST 5D40	mul.h Sj, Sk	Multiply scalar/scalar integer halfword
ST 5D80	mul.w Sj, Sk	Multiply scalar/scalar integer word
ST 5DC0	mul.l Sj, Sk	Multiply scalar/scalar integer longword
ST 5E00	div.h Aj, Ak	Divide address register halfword
ST 5E40	div.w Aj, Ak	Divide address register word
ST 5E80	div.h #n, Ak	Divide short immediate address halfword
ST 5EC0	div.w #n, Ak	Divide short immediate address word
ST 5F00	div.b Sj, Sk	Divide scalar/scalar integer byte

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
ST 5F40	div.h S <sub>j</sub> , S <sub>k</sub>	Divide scalar/scalar integer halfword
ST 5F80	div.w S <sub>j</sub> , S <sub>k</sub>	Divide scalar/scalar integer word
ST 5FC0	div.l S <sub>j</sub> , S <sub>k</sub>	Divide scalar/scalar integer longword
ST 6000	cvt.d.s V <sub>j</sub> , V <sub>k</sub>	Convert double float to single float
ST 6040	cvt.s.d V <sub>j</sub> , V <sub>k</sub>	Convert single float to double float
ST 6080	cvt.l.d V <sub>j</sub> , V <sub>k</sub>	Convert longword to double float
ST 60C0	cvt.d.l V <sub>j</sub> , V <sub>k</sub>	Convert double float to longword
ST 6100	mov S <sub>j</sub> , S <sub>k</sub> , VM	Load VM(S <sub>j</sub> ) from S <sub>k</sub>
ST 6140	mov S <sub>j</sub> , VM, S <sub>k</sub>	Load S <sub>k</sub> from VM(S <sub>j</sub> )
ST 61C0	lop S <sub>j</sub> , S <sub>k</sub>	Leading one's position in S <sub>j</sub>
ST 6200	tzc V <sub>j</sub> , V <sub>k</sub>	Trailing zero count vector
ST 6240	lop V <sub>j</sub> , V <sub>k</sub>	Leading ones position vector
ST 62C0	not V <sub>j</sub> , V <sub>k</sub>	Complement a vector
ST 6300	shf S <sub>j</sub> , V <sub>k</sub>	Shift a vector accumulator
ST 6340	plc.t V <sub>j</sub> , V <sub>k</sub>	Population count of a vector
ST 6380	cprs.f V <sub>j</sub> , V <sub>k</sub>	Compress a vector (!VM)
ST 63C0	cprs.t V <sub>j</sub> , V <sub>k</sub>	Compress a vector (VM)
ST 6400	eq.s V <sub>j</sub> , V <sub>k</sub>	Compare equal single
ST 6440	eq.d V <sub>j</sub> , V <sub>k</sub>	Compare equal double precision
ST 6480	neg.s V <sub>j</sub> , V <sub>k</sub>	Negate vector/vector single float
ST 64C0	neg.d V <sub>j</sub> , V <sub>k</sub>	Negate vector/vector double float
ST 6500	eq.s S <sub>j</sub> , V <sub>k</sub>	Compare equal single
ST 6540	eq.d S <sub>j</sub> , V <sub>k</sub>	Compare equal double precision
ST 6580	neg.s S <sub>j</sub> , S <sub>k</sub>	Negate scalar/scalar single float
ST 65C0	neg.d S <sub>j</sub> , S <sub>k</sub>	Negate scalar/scalar double float
ST 6600	le.s V <sub>j</sub> , V <sub>k</sub>	Compare less than or equal single

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 6640	le.d Vj, Vk	Compare less than or equal double float
ST 6680	lt.s Vj, Vk	Compare less than single
ST 66C0	lt.d Vj, Vk	Compare less than double float
ST 6700	le.s Sj, Vk	Compare less than or equal single
ST 6740	le.d Sj, Vk	Compare less than or equal double float
ST 6780	lt.s Sj, Vk	Compare less than single
ST 67C0	lt.d Sj, Vk	Compare less than double float
ST 6800	eq.b Vj, Vk	Compare equal byte
ST 6840	eq.h Vj, Vk	Compare equal halfword
ST 6880	eq.w Vj, Vk	Compare equal word
ST 68C0	eq.l Vj, Vk	Compare equal longword
ST 6900	eq.b Sj, Vk	Compare equal byte
ST 6940	eq.h Sj, Vk	Compare equal halfword
ST 6980	eq.w Sj, Vk	Compare equal word
ST 69C0	eq.l Sj, Vk	Compare equal longword
ST 6A00	le.b Vj, Vk	Compare less than or equal byte
ST 6A40	le.h Vj, Vk	Compare less than or equal halfword
ST 6A80	le.w Vj, Vk	Compare less than or equal word
ST 6AC0	le.l Vj, Vk	Compare less than or equal longword
ST 6B00	le.b Sj, Vk	Compare less than or equal byte
ST 6B40	le.h Sj, Vk	Compare less than or equal halfword
ST 6B80	le.w Sj, Vk	Compare less than or equal word
ST 6BC0	le.l Sj, Vk	Compare less than or equal longword
ST 6C00	lt.b Vj, Vk	Compare less than byte
ST 6C40	lt.h Vj, Vk	Compare less than halfword
ST 6C80	lt.w Vj, Vk	Compare less than word

**Table 17 (continued)**  
**Instructions sorted by op code**

Op code (Hex)	Instruction mnemonic	Instruction description
ST 6CC0	lt.l Vj, Vk	Compare less than longword
ST 6D00	lt.b Sj, Vk	Compare less than byte
ST 6D40	lt.h Sj, Vk	Compare less than halfword
ST 6D80	lt.w Sj, Vk	Compare less than word
ST 6DC0	lt.l Sj, Vk	Compare less than longword
ST 6E00	neg.b Vj, Vk	Negate vector/vector integer byte
ST 6E40	neg.h Vj, Vk	Negate vector/vector integer halfword
ST 6E80	neg.w Vj, Vk	Negate vector/vector integer word
ST 6EC0	neg.l Vj, Vk	Negate vector/vector integer longword
ST 6F00	neg.b Sj, Sk	Negate scalar/scalar integer byte
ST 6F40	neg.h Sj, Sk	Negate scalar/scalar integer halfword
ST 6F80	neg.w Sj, Sk	Negate scalar/scalar integer word
ST 6FC0	neg.l Sj, Sk	Negate scalar/scalar integer longword
ST 7000	nop	No operation (branch never)
ST 7100	br	Branch always
ST 7200	bri.f	Branch on ION false
ST 7300	bri.t	Branch on ION true
ST 7400	bra.f	Branch on address carry false
ST 7500	bra.t	Branch on address carry true
ST 7600	brs.f	Branch on scalar carry false
ST 7700	brs.t	Branch on scalar carry true
ST 7800	ldvi.b Vj, Vk	Index load vector byte
ST 7840	ldvi.h Vj, Vk	Index load vector halfword
ST 7880	ldvi.s Vj, Vk	Index load vector single float
ST 7880	ldvi.w Vj, Vk	Index load vector word
ST 78C0	ldvi.d Vj, Vk	Index load vector double float

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 78C0	ldvi.l Vj, Vk	Index load vector longword
ST 7900	cvtw.s Vj, Vk	Convert word to single float
ST 7940	cvt.s.w Vj, Vk	Convert single float to word
ST 7980	cvtw.l Vj, Vk	Convert word to longword
ST 79C0	cvt.l.w Vj, Vk	Convert longword to word
ST 7A00	stvi.b Vk, Vj	Index store vector byte
ST 7A40	stvi.h Vk, Vj	Index store vector halfword
ST 7A80	stvi.s Vk, Vj	Index store vector single
ST 7A80	stvi.w Vk, Vj	Index store vector word
ST 7AC0	stvi.d Vk, Vj	Index store vector double
ST 7AC0	stvi.l Vk, Vj	Index store vector longword
ST 7B00	stvi.b Sk, Vj	Scalar index store vector byte
ST 7B40	stvi.h Sk, Vj	Scalar index store vector halfword
ST 7B80	stvi.s Sk, Vj	Scalar index store vector single float
ST 7B80	stvi.w Sk, Vj	Scalar index store vector word
ST 7BC0	stvi.d Sk, Vj	Scalar index store vector double float
ST 7BC0	stvi.l Sk, Vj	Scalar index store vector longword
ST 7C00	ldsdr Ak	Load process SDRs
ST 7C08	ldkdr Ak	Load all eight SDRs
ST 7C10	ln.s Sk	Natural logarithm of a single precision number
ST 7C18	ln.d Sk	Natural logarithm of a double precision number
ST 7C20	patu	Purge the entire ATU
ST 7C28	pate Ak	Purge ATU entry
ST 7C30	pich	Purge the Icache
ST 7C38	plch	Purge the Lcache
ST 7C40	mov PSW, Ak	Store the PSW into an address register

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
ST 7C48	mov Ak, PSW	Load an address register into the PSW
ST 7C50	mov PC, Ak	Load the next PC address
ST 7C58	idle Sk	Idle the CPU
ST 7C60	mov ITR, Sk	Move the ITC
ST 7C68	mov Sk, ITR	Load NITC
ST 7C78	mov Sk, ITSR	Load ITSR with a scalar
ST 7C80	rtnq	Pop the PC and jump
ST 7C88	cfork	Clear a fork
ST 7C90	rtn	Return from subroutine call
ST 7C98	wfork	Wait for a fork
ST 7CA0	join	Join all threads
ST 7CA8	rtnc	Return from a context block
ST 7CB0	exp.s Sk	Exponent of a single float
ST 7CB8	exp.d Sk	Exponent of a double float
ST 7CC0	sin.s Sk	Sine of a single precision number
ST 7CC8	sin.d Sk	Sine of a double precision number
ST 7CE0	cos.s Sk	Cosine of a single-precision number
ST 7CE8	cos.d Sk	Cosine of a double-precision number
ST 7D00	psh.w Ak	Push an address register
ST 7D10	pop.w Ak	Pop word into address register
ST 7D20	psh.w Sk	Push Sk<31..0> onto the stack
ST 7D28	psh.l Sk	Push Sk<63..0> onto the stack
ST 7D30	pop.w Sk	Pop Sk <31..0> from the stack
ST 7D38	pop.l Sk	Pop Sk <63..0> from the stack
ST 7D40	eni	Enable interrupts; set ION to 1
ST 7D48	dsi	Disable interrupts; reset ION to 0

Table 17 (continued)

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 7D50	bkpt	Breakpoint
ST 7D58	msync	Synchronize stores/loads to memory
ST 7D60	mski Sk	Mask out interrupt
ST 7D68	xmti Sk	Transmit interrupt
ST 7D70	mov Sk, VV	Move scalar to vector valid flag
ST 7D78	tstvv	Test value of vector valid flag
ST 7D80	mov VS, Ak	Move VS to Ak
ST 7D88	mov Ak, VS	Move Ak to VS
ST 7D90	mov VL, Ak	Move VL to Ak
ST 7D98	mov Ak, VL	Move Ak to VL
ST 7DA0	mov.w VS, Sk	Move VS to Sk
ST 7DA8	mov.w Sk, VS	Move Sk to VS
ST 7DB0	mov.w VL, Sk	Move VL to Sk
ST 7DB8	mov.w Sk, VL	Move Sk to VL
ST 7DC0	diag Ak	Execute nonstandard microcode sequence
ST 7DC8	pbkpt	Force process breakpoint exception
ST 7DD0	sqrt.s Sk	Square root of a single float
ST 7DD8	sqrt.d Sk	Square root of a double float
ST 7DE0	casr	Compare and swap
ST 7DF0	atan.s Sk	Arc-tangent of a single float
ST 7DF8	atan.d Sk	Arc-tangent of a double float
ST 7E00	sum.b Vk	Sum a vector of bytes
ST 7E08	sum.h Vk	Sum a vector of halfwords
ST 7E10	sum.w Vk	Sum a vector of words
ST 7E18	sum.l Vk	Sum a vector of longwords
ST 7E20	all Sk	AND reduce a vector

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
ST 7E20	all V <sub>k</sub>	AND reduce a vector
ST 7E28	any S <sub>k</sub>	OR reduce a vector
ST 7E28	any V <sub>k</sub>	OR reduce a vector
ST 7E30	parity V <sub>k</sub>	Exclusive OR reduce a vector
ST 7E40	max . b V <sub>k</sub>	Maximum of a vector of bytes
ST 7E48	max . h V <sub>k</sub>	Maximum of a vector of halfwords
ST 7E50	max . w V <sub>k</sub>	Maximum of a vector of words
ST 7E58	max . l V <sub>k</sub>	Maximum of a vector of longwords
ST 7E60	min . b V <sub>k</sub>	Minimum of a vector of bytes
ST 7E68	min . h V <sub>k</sub>	Minimum of a vector of halfwords
ST 7E70	min . w V <sub>k</sub>	Minimum of a vector of words
ST 7E78	min . l V <sub>k</sub>	Minimum of a vector of longwords
ST 7E80	sum . s V <sub>k</sub>	Sum a vector of single float
ST 7E88	sum . d V <sub>k</sub>	Sum a vector of double float
ST 7E90	prod . s V <sub>k</sub>	Multiply reduce a vector of single float
ST 7E98	prod . d V <sub>k</sub>	Multiply reduce a vector of double float
ST 7EA0	max . s V <sub>k</sub>	Maximum of a vector of single float
ST 7EA8	max . d V <sub>k</sub>	Maximum of a vector of double float
ST 7EB0	min . s V <sub>k</sub>	Minimum of a vector of single float
ST 7EB8	min . d V <sub>k</sub>	Minimum of a vector of double float
ST 7EC0	prod . b V <sub>k</sub>	Multiply reduce a vector of bytes
ST 7EC8	prod . h V <sub>k</sub>	Multiply reduce a vector of halfwords
ST 7ED0	prod . w V <sub>k</sub>	Multiply reduce a vector of words
ST 7ED8	prod . l V <sub>k</sub>	Multiply reduce a vector of longwords
ST 7E0E	plc . f VM, S <sub>k</sub>	Load the number of zeros in VM into S <sub>k</sub>
ST 7E08	plc . t VM, S <sub>k</sub>	Load the number of ones in VM into S <sub>k</sub>

Table 17 (continued)

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST 8000	mov Vi, Sj, Sk	Move a vector element to a scalar
ST 8200	mov Si, Sj, Vk	Move a scalar to a vector element
ST 8400	merg.t Vi, Vj, Vk	Merge vector/vector
ST 8600	mask.t Vi, Vj, Vk	Mask vector/vector
ST 8800	merg.f Vi, Sj, Vk	Merge vector/scalar (!VM)
ST 8A00	mask.f Vi, Sj, Vk	Mask vector/scalar (!VM)
ST 8C00	merg.t Vi, Sj, Vk	Merge vector/scalar (VM)
ST 8E00	mask.t Vi, Sj, Vk	Mask vector/scalar (VM)
ST 9000	mul.s Vi, Vj, Vk	Multiply vector/vector single float
ST 9200	mul.d Vi, Vj, Vk	Multiply vector/vector double float
ST 9400	div.s Vi, Vj, Vk	Divide vector/vector single float
ST 9600	div.d Vi, Vj, Vk	Divide vector/vector double float
ST 9800	mul.s Vi, Sj, Vk	Multiply vector/scalar single float
ST 9A00	mul.d Vi, Sj, Vk	Multiply vector/scalar double float
ST 9C00	div.s Vi, Sj, Vk	Divide vector/scalar single float
ST 9E00	div.d Vi, Sj, Vk	Divide vector/scalar double float
ST A000	and Vi, Vj, Vk	AND two vectors
ST A200	or Vi, Vj, Vk	OR two vectors
ST A400	xor Vi, Vj, Vk	Exclusive OR two vectors
ST A600	shf Vi, Vj, Vk	Shift vector/vector
ST A800	and Vi, Sj, Vk	AND vector/scalar
ST AA00	or Vi, Sj, Vk	OR vector/scalar
ST AC00	xor Vi, Sj, Vk	Exclusive OR vector/scalar
ST AE00	shf Vi, Sj, Vk	Shift a vector accumulator
ST B000	add.s Vi, Vj, Vk	Add vector/vector single float
ST B200	add.d Vi, Vj, Vk	Add vector/vector double float

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
ST B400	sub.s Vi, Vj, Vk	Subtract vector/vector single float
ST B600	sub.d Vi, Vj, Vk	Subtract vector/vector double float
ST B800	add.s Vi, Sj, Vk	Add vector/scalar single float
ST BA00	add.d Vi, Sj, Vk	Add vector/scalar double float
ST BC00	sub.s Vi, Sj, Vk	Subtract vector/scalar single float
ST BE00	sub.d Vi, Sj, Vk	Subtract vector/scalar double float
ST C000	add.b Vi, Vj, Vk	Add vector/vector integer byte
ST C200	add.h Vi, Vj, Vk	Add vector/vector integer halfword
ST C400	add.w Vi, Vj, Vk	Add vector/vector integer word
ST C600	add.l Vi, Vj, Vk	Add vector/vector integer longword
ST C800	add.b Vi, Sj, Vk	Add vector/scalar integer byte
ST CA00	add.h Vi, Sj, Vk	Add vector/scalar integer halfword
ST CC00	add.w Vi, Sj, Vk	Add vector/scalar integer word
ST CE00	add.l Vi, Sj, Vk	Add vector/scalar integer longword
ST D000	sub.b Vi, Vj, Vk	Subtract vector/vector integer byte
ST D200	sub.h Vi, Vj, Vk	Subtract vector/vector integer halfword
ST D400	sub.w Vi, Vj, Vk	Subtract vector/vector integer word
ST D600	sub.l Vi, Vj, Vk	Subtract vector/vector integer longword
ST D800	sub.b Vi, Sj, Vk	Subtract vector/scalar integer byte
ST DA00	sub.h Vi, Sj, Vk	Subtract vector/scalar integer halfword
ST DC00	sub.w Vi, Sj, Vk	Subtract vector/scalar integer word
ST DE00	sub.l Vi, Sj, Vk	Subtract vector/scalar integer longword
ST E000	mul.b Vi, Vj, Vk	Multiply vector/vector integer byte
ST E200	mul.h Vi, Vj, Vk	Multiply vector/vector integer halfword
ST E400	mul.w Vi, Vj, Vk	Multiply vector/vector integer word
ST E600	mul.l Vi, Vj, Vk	Multiply vector/vector integer longword

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
ST E800	mul.b Vi, Sj, Vk	Multiply vector/scalar integer byte
ST EA00	mul.h Vi, Sj, Vk	Multiply vector/scalar integer halfword
ST EC00	mul.w Vi, Sj, Vk	Multiply vector/scalar integer word
ST EE00	mul.l Vi, Sj, Vk	Multiply vector/scalar integer longword
ST F000	div.b Vi, Vj, Vk	Divide vector/vector integer byte
ST F200	div.h Vi, Vj, Vk	Divide vector/vector integer halfword
ST F400	div.w Vi, Vj, Vk	Divide vector/vector integer word
ST F600	div.l Vi, Vj, Vk	Divide vector/vector integer longword
ST F800	div.b Vi, Sj, Vk	Divide vector/scalar integer byte
ST FA00	div.h Vi, Sj, Vk	Divide vector/scalar integer halfword
ST FC00	div.w Vi, Sj, Vk	Divide vector/scalar integer word
ST FE00	div.l Vi, Sj, Vk	Divide vector/scalar integer longword
E0 0100	tst <i>Ceffa</i>	Test communication register lock bit
E0 0200	lck <i>Ceffa</i>	Lock communication register
E0 0300	ulk <i>Ceffa</i>	Unlock communication register
E0 0400	ldea <i>effa</i> , Sk	Load effective address/scalar
E0 0500	spawn <i>effa</i> , Ak	Spawn a fork
E0 0600	ldcmr <i>effa</i> , Ak	Load communication registers
E0 0700	stcmr Ak, <i>effa</i>	Store communication registers
E0 0800	popr Ak, <i>effa</i>	Pop resource/address register
E0 0900	pshr Ak, <i>effa</i>	Push address register/resource
E0 0A00	rcvr.w <i>effa</i> , Ak	Receive address register/resource
E0 0C00	sndr.w Ak, <i>effa</i>	Send address register/resource
E0 0D00	sndr.l Sk, <i>effa</i>	Send scalar register/resource
E0 0E00	rcvr.l <i>effa</i> , Sk	Receive scalar register/resource
E0 2000	putr.w Ak, <i>effa</i>	Put address/resource

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E0 2100	<i>put r.l Sk, effa</i>	Put scalar/resource
E0 2200	<i>get r.w effa, Ak</i>	Get resource/address
E0 2300	<i>get r.l effa, Sk</i>	Get resource/scalar
E0 2400	<i>ste.b.f Sk, effa</i>	Store extended scalar byte (!VM)
E0 2500	<i>ste.h.f Sk, effa</i>	Store extended scalar halfword (!VM)
E0 2600	<i>ste.s.f Sk, effa</i>	Store extended scalar single (!VM)
E0 2600	<i>ste.w.f Sk, effa</i>	Store extended scalar word (!VM)
E0 2700	<i>ste.d.f Sk, effa</i>	Store extended scalar double (!VM)
E0 2700	<i>ste.l.f Sk, effa</i>	Store extended scalar longword (!VM)
E0 2800	<i>mat r.w Ak, effa</i>	Match address/resource
E0 2900	<i>mat .w Ak, Ceffa</i>	Match address/communication
E0 2A00	<i>get .w Ceffa, Ak</i>	Get communication/address
E0 2B00	<i>rcv .w Ceffa, Ak</i>	Receive communication/address
E0 2D00	<i>inc .w Ceffa, Ak</i>	Increment communication/address
E0 2E00	<i>put .w Ak, Ceffa</i>	Put address/communication
E0 2F00	<i>snd .w Ak, Ceffa</i>	Send address/communication
E0 3000	<i>mat r.l Sk, effa</i>	Match scalar/resource
E0 3100	<i>mat .l Sk, Ceffa</i>	Match scalar/communication
E0 3200	<i>get .l Ceffa, Sk</i>	Get communication/scalar
E0 3300	<i>rcv .l Ceffa, Sk</i>	Receive communication/scalar
E0 3500	<i>inc .l Ceffa, Sk</i>	Increment communication/scalar
E0 3600	<i>put .l Sk, Ceffa</i>	Put scalar/communication
E0 3700	<i>snd .l Sk, Ceffa</i>	Send scalar/communication
E0 3800	<i>ld.b.f effa, Vk</i>	Load vector byte (!VM)
E0 3900	<i>ld.h.f effa, Vk</i>	Load vector halfword (!VM)
E0 3A00	<i>ld.s.f effa, Vk</i>	Load vector single float (!VM)

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
E0 3A00	ld.w.f <i>effa</i> , <i>Vk</i>	Load vector word (!VM)
E0 3B00	ld.d.f <i>effa</i> , <i>Vk</i>	Load vector double float (!VM)
E0 3B00	ld.l.f <i>effa</i> , <i>Vk</i>	Load vector longword (!VM)
E0 3C00	st.b.f <i>Vk</i> , <i>effa</i>	Store vector byte (!VM)
E0 3D00	st.h.f <i>Vk</i> , <i>effa</i>	Store vector halfword (!VM)
E0 3E00	st.s.f <i>Vk</i> , <i>effa</i>	Store vector single float (!VM)
E0 3E00	st.w.f <i>Vk</i> , <i>effa</i>	Store vector word (!VM)
E0 3F00	st.d.f <i>Vk</i> , <i>effa</i>	Store vector double float (!VM)
E0 3F00	st.l.f <i>Vk</i> , <i>effa</i>	Store vector longword (!VM)
E0 4000	cvtw.b <i>Vj</i> , <i>Vk</i>	Convert word to byte
E0 4040	cvtw.h <i>Vj</i> , <i>Vk</i>	Convert word to halfword
E0 4080	cvtb.w <i>Vj</i> , <i>Vk</i>	Convert byte to word
E0 40C0	cvth.w <i>Vj</i> , <i>Vk</i>	Convert halfword to word
E0 4100	cvtw.b.f <i>Vj</i> , <i>Vk</i>	Convert word to byte (!VM)
E0 4140	cvtw.h.f <i>Vj</i> , <i>Vk</i>	Convert word to halfword (!VM)
E0 4180	cvtb.w.f <i>Vj</i> , <i>Vk</i>	Convert byte to word (!VM)
E0 41C0	cvth.w.f <i>Vj</i> , <i>Vk</i>	Convert halfword to word (!VM)
E0 4200	cvts.l <i>Vj</i> , <i>Vk</i>	Convert single float to longword
E0 4240	cvt.d.w <i>Vj</i> , <i>Vk</i>	Convert double to word float
E0 4280	cvt.l.s <i>Vj</i> , <i>Vk</i>	Convert longword to single float
E0 42C0	cvt.w.d <i>Vj</i> , <i>Vk</i>	Convert word to double float
E0 4300	cvts.l.f <i>Vj</i> , <i>Vk</i>	Convert single to longword (!VM)
E0 4340	cvt.d.w.f <i>Vj</i> , <i>Vk</i>	Convert double to word (!VM)
E0 4380	cvt.l.s.f <i>Vj</i> , <i>Vk</i>	Convert longword to single (!VM)
E0 43C0	cvt.w.d.f <i>Vj</i> , <i>Vk</i>	Convert word to double (!VM)
E0 4400	enal <i>Sj</i> , <i>Sk</i>	Enable local CPU interrupt

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E0 4440	shf.w S <sub>j</sub> , S <sub>k</sub>	Shift a scalar word
E0 4480	enag S <sub>j</sub> , S <sub>k</sub>	Enable all global CPU interrupts
E0 4500	cvtw.d S <sub>j</sub> , S <sub>k</sub>	Convert word to double float
E0 4540	cvt.d.w S <sub>j</sub> , S <sub>k</sub>	Convert double float to word
E0 4580	mov BE(S <sub>j</sub> ), S <sub>k</sub>	Move BE(scalar) to a scalar
E0 45C0	mov S <sub>k</sub> , BE(S <sub>j</sub> )	Move scalar to BE(scalar)
E0 4700	frint.s S <sub>j</sub> , S <sub>k</sub>	Integerize float single scalar
E0 4740	frint.d S <sub>j</sub> , S <sub>k</sub>	Integerize float double scalar
E0 5880	frint.s V <sub>j</sub> , V <sub>k</sub>	Integerize float single vector
E0 58C0	frint.d V <sub>j</sub> , V <sub>k</sub>	Integerize float double vector
E0 5980	frint.s.f V <sub>j</sub> , V <sub>k</sub>	Integerize single vector (!VM)
E0 59C0	frint.d.f V <sub>j</sub> , V <sub>k</sub>	Integerize double vector (!VM)
E0 5D00	sqrt.s V <sub>j</sub> , V <sub>k</sub>	Square root single vector/vector
E0 5D40	sqrt.d V <sub>j</sub> , V <sub>k</sub>	Square root double vector/vector
E0 5F00	sqrt.s.f V <sub>j</sub> , V <sub>k</sub>	Square root single (!VM)
E0 5F40	sqrt.d.f V <sub>j</sub> , V <sub>k</sub>	Square root double (!VM)
E0 6000	cvt.d.s.f V <sub>j</sub> , V <sub>k</sub>	Convert double to single (!VM)
E0 6040	cvt.s.d.f V <sub>j</sub> , V <sub>k</sub>	Convert single to double (!VM)
E0 6080	cvt.l.d.f V <sub>j</sub> , V <sub>k</sub>	Convert longword to double (!VM)
E0 60C0	cvt.d.l.f V <sub>j</sub> , V <sub>k</sub>	Convert double to longword (!VM)
E0 6200	tzc.f V <sub>j</sub> , V <sub>k</sub>	Trailing zero count vector (!VM)
E0 6240	lop.f V <sub>j</sub> , V <sub>k</sub>	Leading ones position vector (!VM)
E0 6280	xpnd.f V <sub>j</sub> , V <sub>k</sub>	Expand a vector (!VM)
E0 62C0	not.f V <sub>j</sub> , V <sub>k</sub>	Complement a vector (!VM)
E0 6300	shf.f S <sub>j</sub> , V <sub>k</sub>	Shift vector/scalar (!VM)
E0 6340	plc.t.f V <sub>j</sub> , V <sub>k</sub>	Population count of vector (!VM)

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E0 6400	eq.s.f Vj, Vk	Compare equal single (!VM)
E0 6440	eq.d.f Vj, Vk	Compare equal double (!VM)
E0 6480	neg.s.f Vj, Vk	Negate single (!VM)
E0 64C0	neg.d.f Vj, Vk	Negate double (!VM)
E0 6500	eq.s.f Sj, Vk	Compare equal single (!VM)
E0 6540	eq.d.f Sj, Vk	Compare equal double (!VM)
E0 6600	le.s.f Vj, Vk	Compare less than or equal single (!VM)
E0 6640	le.d.f Vj, Vk	Compare less than or equal double (!VM)
E0 6680	lt.s.f Vj, Vk	Compare less than single (!VM)
E0 66C0	lt.d.f Vj, Vk	Compare less than double (!VM)
E0 6700	le.s.f Sj, Vk	Compare less than or equal single (!VM)
E0 6740	le.d.f Sj, Vk	Compare less than or equal double (!VM)
E0 6780	lt.s.f Sj, Vk	Compare less than single (!VM)
E0 67C0	lt.d.f Sj, Vk	Compare less than double (!VM)
E0 6800	eq.b.f Vj, Vk	Compare equal byte (!VM)
E0 6840	eq.h.f Vj, Vk	Compare equal halfword (!VM)
E0 6880	eq.w.f Vj, Vk	Compare equal word (!VM)
E0 68C0	eq.l.f Vj, Vk	Compare equal long (!VM)
E0 6900	eq.b.f Sj, Vk	Compare equal byte (!VM)
E0 6940	eq.h.f Sj, Vk	Compare equal halfword (!VM)
E0 6980	eq.w.f Sj, Vk	Compare equal word (!VM)
E0 69C0	eq.l.f Sj, Vk	Compare equal long (!VM)
E0 6A00	le.b.f Vj, Vk	Compare less than or equal byte (!VM)
E0 6A40	le.h.f Vj, Vk	Compare less than or equal half (!VM)
E0 6A80	le.w.f Vj, Vk	Compare less than or equal word (!VM)
E0 6AC0	le.l.f Vj, Vk	Compare less than or equal long (!VM)

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E0 6B00	le.b.f Sj, Vk	Compare less than or equal byte (!VM)
E0 6B40	le.h.f Sj, Vk	Compare less than or equal half (!VM)
E0 6B80	le.w.f Sj, Vk	Compare less than or equal word (!VM)
E0 6BC0	le.l.f Sj, Vk	Compare less than or equal long (!VM)
E0 6C00	lt.b.f Vj, Vk	Compare less than byte (!VM)
E0 6C40	lt.h.f Vj, Vk	Compare less than halfword (!VM)
E0 6C80	lt.w.f Vj, Vk	Compare less than word (!VM)
E0 6CC0	lt.l.f Vj, Vk	Compare less than long (!VM)
E0 6D00	lt.b.f Sj, Vk	Compare less than byte (!VM)
E0 6D40	lt.h.f Sj, Vk	Compare less than halfword (!VM)
E0 6D80	lt.w.f Sj, Vk	Compare less than word (!VM)
E0 6DC0	lt.l.f Sj, Vk	Compare less than long (!VM)
E0 6E00	neg.b.f Vj, Vk	Negate byte vector (!VM)
E0 6E40	neg.h.f Vj, Vk	Negate halfword (!VM)
E0 6E80	neg.w.f Vj, Vk	Negate word (!VM)
E0 6EC0	neg.l.f Vj, Vk	Negate longword (!VM)
E0 7800	ldvi.b.f Vj, Vk	Index load vector byte (!VM)
E0 7840	ldvi.h.f Vj, Vk	Index load vector halfword (!VM)
E0 7880	ldvi.s.f Vj, Vk	Index load vector single (!VM)
E0 7880	ldvi.w.f Vj, Vk	Index load vector word (!VM)
E0 78C0	ldvi.d.f Vj, Vk	Index load vector double (!VM)
E0 78C0	ldvi.l.f Vj, Vk	Index load vector longword (!VM)
E0 7900	cvtw.s.f Vj, Vk	Convert word to single (!VM)
E0 7940	cvt s.w.f Vj, Vk	Convert single to word (!VM)
E0 7980	cvtw.l.f Vj, Vk	Convert word to longword (!VM)
E0 79C0	cvtl.w.f Vj, V	Convert longword to word (!VM)

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
E0 7A00	stvi.b.f V <sub>k</sub> , V <sub>j</sub>	Index store vector byte (!VM)
E0 7A40	stvi.h.f V <sub>k</sub> , V <sub>j</sub>	Index store vector halfword (!VM)
E0 7A80	stvi.s.f V <sub>k</sub> , V <sub>j</sub>	Index store vector single (!VM)
E0 7A80	stvi.w.f V <sub>k</sub> , V <sub>j</sub>	Index store vector word (!VM)
E0 7AC0	stvi.d.f V <sub>k</sub> , V <sub>j</sub>	Index store vector double (!VM)
E0 7AC0	stvi.l.f V <sub>k</sub> , V <sub>j</sub>	Index store vector longword (!VM)
E0 7B00	stvi.b.f S <sub>k</sub> , V <sub>j</sub>	Scalar index store vector byte (!VM)
E0 7B40	stvi.h.f S <sub>k</sub> , V <sub>j</sub>	Scalar index store vector half (!VM)
E0 7B80	stvi.s.f S <sub>k</sub> , V <sub>j</sub>	Scalar index store vector single (!VM)
E0 7B80	stvi.w.f S <sub>k</sub> , V <sub>j</sub>	Scalar index store vector word (!VM)
E0 7BC0	stvi.d.f S <sub>k</sub> , V <sub>j</sub>	Scalar index store vector double (!VM)
E0 7BC0	stvi.l.f S <sub>k</sub> , V <sub>j</sub>	Scalar index store vector long (!VM)
E0 7C00	mov S <sub>k</sub> , CIR	Move scalar to CIR
E0 7C08	mov CIR, S <sub>k</sub>	Move CIR a scalar
E0 7C10	mov TOC, S <sub>k</sub>	Move TOC to a scalar
E0 7C18	mov CPUID, S <sub>k</sub>	Move CPU identification to scalar
E0 7C20	mov S <sub>k</sub> , TTR	Move scalar to TTR
E0 7C28	mov TTR, S <sub>k</sub>	Move TTR /scalar
E0 7C30	mov S <sub>k</sub> , TOC	Move a scalar to TOC
E0 7C38	ctrsg	Move scalar to CPU timer
E0 7C40	mov S <sub>k</sub> , VMU	Load VM<127..64> from S <sub>k</sub>
E0 7C48	mov VMU, S <sub>k</sub>	Load S <sub>k</sub> from VM<127..64>
E0 7C50	mov S <sub>k</sub> , VML	Load VM<63..0> from S <sub>k</sub>
E0 7C58	mov VML, S <sub>k</sub>	Load S <sub>k</sub> from VM<63..0>
E0 7C60	mov S <sub>k</sub> , ICR	Move Scalar to ICR
E0 7C68	mov ICR, S <sub>k</sub>	Move ICR to scalar

**Table 17 (continued)**  
**Instructions sorted by op code**

Op code (Hex)	Instruction mnemonic	Instruction description
E0 7C70	mov Sk, TCPU	Move Scalar to TCPU register
E0 7C78	mov TCPU, Sk	Move the TCPU Register to Scalar
E0 7C80	eni_idle Sk	Enable interrupts and idle the CPU
E0 7C88	eni_rtn	Return from subroutine
E0 7C90	pref	Purge reference bits
E0 7CB0	mov Sk, TID	Load TID from scalar
E0 7CB8	mov TID, Sk	Load scalar with TID
E0 7E00	sum.b.f Vk	Sum a vector of bytes (!VM)
E0 7E08	sum.h.f Vk	Sum a vector of halfwords (!VM)
E0 7E10	sum.w.f Vk	Sum a vector of words (!VM)
E0 7E18	sum.l.f Vk	Sum a vector of longwords (!VM)
E0 7E20	all.f Sk	AND reduce a vector (!VM)
E0 7E20	all.f Vk	AND reduce a vector (!VM)
E0 7E28	any.f Sk	OR reduce a vector (!VM)
E0 7E28	any.f Vk	OR reduce a vector (!VM)
E0 7E30	parity.f Vk	Exclusive OR reduce vector (!VM)
E0 7E40	max.b.f Vk	Maximum of vector of bytes (!VM)
E0 7E48	max.h.f Vk	Maximum of vector of halfwords (!VM)
E0 7E50	max.w.f Vk	Maximum of vector of words (!VM)
E0 7E58	max.l.f Vk	Maximum of vector of longwords (!VM)
E0 7E60	min.b.f Vk	Minimum of vector of bytes (!VM)
E0 7E68	min.h.f Vk	Minimum of vector of halfwords (!VM)
E0 7E70	min.w.f Vk	Minimum of vector of words (!VM)
E0 7E78	min.l.f Vk	Minimum of vector of longwords (!VM)
E0 7E80	sum.s.f Vk	Sum a vector of single (!VM)
E0 7E88	sum.d.f Vk	Sum a vector of double (!VM)

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
E0 7E90	prod.s.f Vk	Multiply reduce single vector (!VM)
E0 7E98	prod.d.f Vk	Multiply reduce double vector (!VM)
E0 7EA0	max.s.f Vk	Maximum of vector of singles (!VM)
E0 7EA8	max.d.f Vk	Maximum of vector of doubles (!VM)
E0 7EB0	min.s.f Vk	Minimum of vector of singles (!VM)
E0 7EB8	min.d.f Vk	Minimum of vector of doubles (!VM)
E0 7EC0	prod.b.f Vk	Multiply reduce byte vector (!VM)
E0 7EC8	prod.h.f Vk	Multiply reduce halfword vector (!VM)
E0 7ED0	prod.w.f Vk	Multiply reduce word vector (!VM)
E0 7ED8	prod.l.f Vk	Multiply reduce longword vector (!VM)
E0 8000	sub.s Si, Vj, Vk	Subtract scalar/vector single float
E0 8200	sub.d Si, Vj, Vk	Subtract scalar/vector double float
E0 8400	div.s Si, Vj, Vk	Divide scalar/vector single float
E0 8600	div.d Si, Vj, Vk	Divide scalar/vector double float
E0 8800	sub.s.f Si, Vj, Vk	Subtract scalar/vector single (!VM)
E0 8A00	sub.d.f Si, Vj, Vk	Subtract scalar/vector double (!VM)
E0 8C00	div.s.f Si, Vj, Vk	Divide scalar/vector single (!VM)
E0 8E00	div.d.f Si, Vj, Vk	Divide scalar/vector double (!VM)
E0 9000	mul.s.f Vi, Vj, Vk	Multiply single vectors (!VM)
E0 9200	mul.d.f Vi, Vj, Vk	Multiply double vectors (!VM)
E0 9400	div.s.f Vi, Vj, Vk	Divide single vectors (!VM)
E0 9600	div.d.f Vi, Vj, Vk	Divide double vectors (!VM)
E0 9800	mul.s.f Vi, Sj, Vk	Multiply vector/scalar single (!VM)
E0 9A00	mul.d.f Vi, Sj, Vk	Multiply vector/scalar double (!VM)
E0 9C00	div.s.t Vi, Sj, Vk	Divide vector/scalar single (VM)
E0 9E00	div.d.t Vi, Sj, Vk	Divide vector/scalar double (VM)

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E0 A00	and.f Vi, Vj, Vk	AND two vectors (!VM)
E0 A200	or.f Vi, Vj, Vk	OR two vectors (!VM)
E0 A400	xor.f Vi, Vj, Vk	Exclusive OR two vectors (!VM)
E0 A600	shf.f Vi, Vj, Vk	Shift vector/vector (!VM)
E0 A800	and.f Vi, Sj, Vk	AND vector/scalar (!VM)
E0 AA00	or.f Vi, Sj, Vk	OR vector/scalar (!VM)
E0 AC00	xor.f Vi, Sj, Vk	Exclusive OR vector/scalar (!VM)
E0 AE00	shf.f Vi, Sj, Vk	Shift vector/scalar (!VM)
E0 B000	add.s.f Vi, Vj, Vk	Add vector/vector single (!VM)
E0 B200	add.d.f Vi, Vj, Vk	Add vector/vector double (!VM)
E0 B400	sub.s.f Vi, Vj, Vk	Subtract single vectors (!VM)
E0 B600	sub.d.f Vi, Vj, Vk	Subtract double vectors (!VM)
E0 B800	add.s.f Vi, Sj, Vk	Add vector/scalar single (!VM)
E0 BA00	add.d.f Vi, Sj, Vk	Add vector/scalar double (!VM)
E0 BC00	sub.s.f Vi, Sj, Vk	Subtract vector/scalar single (!VM)
E0 BE00	sub.d.f Vi, Sj, Vk	Subtract vector/scalar double (!VM)
E0 C000	add.b.f Vi, Vj, Vk	Add vector/vector byte (!VM)
E0 C200	add.h.f Vi, Vj, Vk	Add vector/vector halfword (!VM)
E0 C400	add.w.f Vi, Vj, Vk	Add vector/vector word (!VM)
E0 C600	add.l.f Vi, Vj, Vk	Add vector/vector longword (!VM)
E0 C800	add.b.f Vi, Sj, Vk	Add vector/scalar byte (!VM)
E0 CA00	add.h.f Vi Sj, Vk	Add vector/scalar halfword (!VM)
E0 CC00	add.w.f Vi, Sj, Vk	Add vector/scalar word (!VM)
E0 CE00	add.l.f Vi, Sj, Vk	Add vector/scalar longword (!VM)
E0 D000	sub.b.f Vi, Vj, Vk	Subtract byte vectors (!VM)
E0 D200	sub.h.f Vi, Vj, Vk	Subtract halfword vectors (!VM)

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
E0 D400	sub.w.f Vi, Vj, Vk	Subtract word vectors (!VM)
E0 D600	sub.l.f Vi, Vj, Vk	Subtract longword vectors (!VM)
E0 D800	sub.b.f Vi, Sj, Vk	Subtract vector/scalar byte (!VM)
E0 DA00	sub.h.f Vi, Sj, Vk	Subtract vector/scalar halfword (!VM)
E0 DC00	sub.w.f Vi, Sj, Vk	Subtract vector/scalar word (!VM)
E0 DE00	sub.l.f Vi, Sj, Vk	Subtract vector/scalar longword (!VM)
E0 E000	mul.b.f Vi, Vj, Vk	Multiply byte vectors (!VM)
E0 E200	mul.h.f Vi, Vj, Vk	Multiply halfword vectors (!VM)
E0 E400	mul.w.f Vi, Vj, Vk	Multiply word vectors (!VM)
E0 E600	mul.l.f Vi, Vj, Vk	Multiply longword vectors (!VM)
E0 E800	mul.b.f Vi, Sj, Vk	Multiply vector/scalar byte (!VM)
E0 EA00	mul.h.f Vi, Sj, Vk	Multiply vector/scalar halfword (!VM)
E0 EC00	mul.w.f Vi, Sj, Vk	Multiply vector/scalar word (!VM)
E0 EE00	mul.l.f Vi, Sj, Vk	Multiply vector/scalar longword (!VM)
E0 F000	div.b.f Vi, Vj, Vk	Divide byte vectors (!VM)
E0 F200	div.h.f Vi, Vj, Vk	Divide halfword vectors (!VM)
E0 F400	div.w.f Vi, Vj, Vk	Divide word vectors (!VM)
E0 F600	div.l.f Vi, Vj, Vk	Divide longword vectors (!VM)
E0 F800	div.b.f Vi, Sj, Vk	Divide vector/scalar byte (!VM)
E0 FA00	div.h.f Vi, Sj, Vk	Divide vector/scalar halfword (!VM)
E0 FC00	div.w.f Vi, Sj, Vk	Divide vector/scalar word (!VM)
E0 FE00	div.l.f Vi, Sj, Vk	Divide vector/scalar longword (!VM)
E1 2400	ste.b.t Sk, <i>effa</i>	Store extended scalar byte (VM)
E1 2500	ste.h.t Sk, <i>effa</i>	Store extended scalar halfword (VM)
E1 2600	ste.w.t Sk, <i>effa</i>	Store extended scalar word (VM)
E1 2700	ste.d.t Sk, <i>effa</i>	Store extended scalar double (VM)

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E1 2700	<i>ste.l.t Sk, effa</i>	Store extended scalar longword (VM)
E1 3800	<i>ld.b.t effa, Vk</i>	Load vector byte (VM)
E1 3900	<i>ld.h.t effa, Vk</i>	Load vector halfword (VM)
E1 3A00	<i>ld.s.t effa, Vk</i>	Load vector single float (VM)
E1 3A00	<i>ld.w.t effa, Vk</i>	Load vector word (VM)
E1 3B00	<i>ld.d.t effa, Vk</i>	Load vector double float (VM)
E1 3B00	<i>ld.l.t effa, Vk</i>	Load vector longword (VM)
E1 3C00	<i>st.b.t Vk, effa</i>	Store vector byte (VM)
E1 3D00	<i>st.h.t Vk, effa</i>	Store vector halfword (VM)
E1 3E00	<i>st.s.t Vk, effa</i>	Store vector single float (VM)
E1 3E00	<i>st.w.t Vk, effa</i>	Store vector word (VM)
E1 3F00	<i>st.d.t Vk, effa</i>	Store vector double float (VM)
E1 3F00	<i>st.l.t Vk, effa</i>	Store vector longword (VM)
E1 4100	<i>cvtw.b.t Vj, Vk</i>	Convert word to byte (VM)
E1 4140	<i>cvtw.h.t Vj, Vk</i>	Convert word to halfword (VM)
E1 4180	<i>cvtb.w.t Vj, Vk</i>	Convert byte to word (VM)
E1 41C0	<i>cvth.w.t Vj, Vk</i>	Convert halfword to word (VM)
E1 4300	<i>cvt.s.l.t Vj, Vk</i>	Convert single to longword (VM)
E1 4340	<i>cvt.d.w.t Vj, Vk</i>	Convert double to word (VM)
E1 4380	<i>cvt.l.s.t Vj, Vk</i>	Convert longword to single (VM)
E1 43C0	<i>cvtw.d.t Vj, Vk</i>	Convert word to double (VM)
E1 5980	<i>frint.s.t Vj, Vk</i>	Integerize single vector (VM)
E1 59C0	<i>frint.d.t Vj, Vk</i>	Integerize double vector (VM)
E1 5F00	<i>sqrt.s.t Vj, Vk</i>	Square root single (VM)
E1 5F40	<i>sqrt.d.t Vj, Vk</i>	Square root double (VM)
E1 6000	<i>cvt.d.s.t Vj, Vk</i>	Convert double to single (VM)

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
E1 6040	cvts.d.t Vj, Vk	Convert single to double (VM)
E1 6080	cvtl.d.t Vj, Vk	Convert longword to double (VM)
E1 60C0	cvt.d.l.t Vj, Vk	Convert double to longword (VM)
E1 6200	tzc.t Vj, Vk	Trailing zero count vector (VM)
E1 6240	lop.t Vj, Vk	Leading ones position vector (VM)
E1 6280	xpnd.t Vj, Vk	Expand a vector (VM)
E1 62C0	not.t Vj, Vk	Complement a vector (VM)
E1 6300	shf.t Sj, Vk	Shift vector/scalar (VM)
E1 6340	plc.t.t Vj, Vk	Population count of vector (VM)
E1 6400	eq.s.t Vj, Vk	Compare equal single (VM)
E1 6440	eq.d.t Vj, Vk	Compare equal double (VM)
E1 6480	neg.s.t Vj, Vk	Negate single (VM)
E1 64C0	neg.d.t Vj, Vk	Negate double (VM)
E1 6500	eq.s.t Sj, Vk	Compare equal single (VM)
E1 6540	eq.d.t Sj, Vk	Compare equal double (VM)
E1 6600	le.s.t Vj, Vk	Compare less than or equal single (VM)
E1 6640	le.d.t Vj, Vk	Compare less than or equal double (VM)
E1 6680	lt.s.t Vj, Vk	Compare less than single (VM)
E1 66C0	lt.d.t Vj, Vk	Compare less than double (VM)
E1 6700	le.s.t Sj, Vk	Compare less than or equal single (VM)
E1 6740	le.d.t Sj, Vk	Compare less than or equal double (VM)
E1 6780	lt.s.t Sj, Vk	Compare less than single (VM)
E1 67C0	lt.d.t Sj, Vk	Compare less than double (VM)
E1 6800	eq.b.t Vj, Vk	Compare equal byte (VM)
E1 6840	eq.h.t Vj, Vk	Compare equal halfword (VM)
E1 6880	eq.w.t Vj, Vk	Compare equal word (VM)

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E1 68C0	eq.l.t Vj, Vk	Compare equal long (VM)
E1 6900	eq.b.t Sj, Vk	Compare equal byte (VM)
E1 6940	eq.h.t Sj, Vk	Compare equal halfword (VM)
E1 6980	eq.w.t Sj, Vk	Compare equal word (VM)
E1 69C0	eq.l.t Sj, Vk	Compare equal long (VM)
E1 6A00	le.b.t Vj, Vk	Compare less than or equal byte (VM)
E1 6A40	le.h.t Vj, Vk	Compare less than or equal half (VM)
E1 6A80	le.w.t Vj, Vk	Compare less than or equal word (VM)
E1 6AC0	le.l.t Vj, Vk	Compare less than or equal long (VM)
E1 6B00	le.b.t Sj, Vk	Compare less than or equal byte (VM)
E1 6B40	le.h.t Sj, Vk	Compare less than or equal half (VM)
E1 6B80	le.w.t Sj, Vk	Compare less than or equal word (VM)
E1 6BC0	le.l.t Sj, Vk	Compare less than or equal long (VM)
E1 6C00	lt.b.t Vj, Vk	Compare less than byte (VM)
E1 6C40	lt.h.t Vj, Vk	Compare less than halfword (VM)
E1 6C80	lt.w.t Vj, Vk	Compare less than word (VM)
E1 6CC0	lt.l.t Vj, Vk	Compare less than long (VM)
E1 6D00	lt.b.t Sj, Vk	Compare less than byte (VM)
E1 6D40	lt.h.t Sj, Vk	Compare less than halfword (VM)
E1 6D80	lt.w.t Sj, Vk	Compare less than word (VM)
E1 6DC0	lt.l.t Sj, Vk	Compare less than long (VM)
E1 6E00	neg.b.t Vj, Vk	Negate byte vector (VM)
E1 6E40	neg.h.t Vj, Vk	Negate halfword (VM)
E1 6E80	neg.w.t Vj, Vk	Negate word (VM)
E1 6EC0	neg.l.t Vj, Vk	Negate longword (VM)
E1 7800	ldvi.b.t Vj, Vk	Index load vector byte (VM)

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E1 7840	ldvi.h.t Vj, Vk	Index load vector halfword (VM)
E1 7880	ldvi.s.t Vj, Vk	Index load vector single (VM)
E1 7880	ldvi.w.t Vj, Vk	Index load vector word (VM)
E1 78C0	ldvi.d.t Vj, Vk	Index load vector double (VM)
E1 78C0	ldvi.l.t Vj, Vk	Index load vector longword (VM)
E1 7900	cvtw.s.t Vj, Vk	Convert word to single (VM)
E1 7940	cvt.s.w.t Vj, Vk	Convert single to word (VM)
E1 7980	cvtw.l.t Vj, Vk	Convert word to longword (VM)
E1 79C0	cvt.l.w.t Vj, Vk	Convert longword to word (VM)
E1 7A00	stvi.b.t Vk, Vj	Index store vector byte (VM)
E1 7A40	stvi.h.t Vk, Vj	Index store vector halfword (VM)
E1 7A80	stvi.s.t Vk, Vj	Index store vector single (VM)
E1 7A80	stvi.w.t Vk, Vj	Index store vector word (VM)
E1 7AC0	stvi.d.t Vk, Vj	Index store vector double (VM)
E1 7AC0	stvi.l.t Vk, Vj	Index store vector longword (VM)
E1 7B00	stvi.b.t Sk, Vj	Scalar index store vector byte (VM)
E1 7B40	stvi.h.t Sk, Vj	Scalar index store vector half (VM)
E1 7B80	stvi.s.t Sk, Vj	Scalar index store vector single (VM)
E1 7B80	stvi.w.t Sk, Vj	Scalar index store vector word (VM)
E1 7BC0	stvi.d.t Sk, Vj	Scalar index store vector double (VM)
E1 7BC0	stvi.l.t Sk, Vj	Scalar index store vector long (VM)
E1 7E00	sum.b.t Vk	Sum a vector of bytes (VM)
E1 7E08	sum.h.t Vk	Sum a vector of halfwords (VM)
E1 7E10	sum.w.t Vk	Sum a vector of words (VM)
E1 7E18	sum.l.t Vk	Sum a vector of longwords (VM)
E1 7E20	all.t Sk	AND reduce a vector (VM)

**Table 17 (continued)**

Instructions sorted by op code

Op code (Hex)	Instruction mnemonic	Instruction description
E1 7E20	all.t V <sub>k</sub>	AND reduce a vector (VM)
E1 7E28	any.t S <sub>k</sub>	OR reduce a vector (VM)
E1 7E28	any.t V <sub>k</sub>	OR reduce a vector (VM)
E1 7E30	parity.t V <sub>k</sub>	Exclusive OR reduce vector (VM)
E1 7E40	max.b.t V <sub>k</sub>	Maximum of vector of bytes (VM)
E1 7E48	max.h.t V <sub>k</sub>	Maximum of vector of halfwords (VM)
E1 7E50	max.w.t V <sub>k</sub>	Maximum of vector of words (VM)
E1 7E58	max.l.t V <sub>k</sub>	Maximum of vector of longwords (VM)
E1 7E60	min.b.t V <sub>k</sub>	Minimum of vector of bytes (VM)
E1 7E68	min.h.t V <sub>k</sub>	Minimum of vector of halfwords (VM)
E1 7E70	min.w.t V <sub>k</sub>	Minimum of vector of words (VM)
E1 7E78	min.l.t V <sub>k</sub>	Minimum of vector of longwords (VM)
E1 7E80	sum.s.t V <sub>k</sub>	Sum a vector of single (VM)
E1 7E88	sum.d.t V <sub>k</sub>	Sum a vector of double (VM)
E1 7E90	prod.s.t V <sub>k</sub>	Multiply reduce single vector (VM)
E1 7E98	prod.d.t V <sub>k</sub>	Multiply reduce double vector (VM)
E1 7EA0	max.s.t V <sub>k</sub>	Maximum of vector of singles (VM)
E1 7EA8	max.d.t V <sub>k</sub>	Maximum of vector of doubles (VM)
E1 7EB0	min.s.t V <sub>k</sub>	Minimum of vector of singles (VM)
E1 7EB8	min.d.t V <sub>k</sub>	Minimum of vector of doubles (VM)
E1 7EC0	prod.b.t V <sub>k</sub>	Multiply reduce byte vector (VM)
E1 7EC8	prod.h.t V <sub>k</sub>	Multiply reduce halfword vector (VM)
E1 7ED0	prod.w.t V <sub>k</sub>	Multiply reduce word vector (VM)
E1 7ED8	prod.l.t V <sub>k</sub>	Multiply reduce longword vector (VM)
E1 8800	sub.s.t S <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract scalar/vector single (VM)
E1 8A00	sub.d.t S <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	Subtract scalar/vector double (VM)

**Table 17 (continued)**

Instructions sorted by op code

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E1 8C00	div.s.t Si, Vj, Vk	Divide scalar/vector single (VM)
E1 8E00	div.d.t Si, Vj, Vk	Divide scalar/vector double (VM)
E1 9000	mul.s.t Vi, Vj, Vk	Multiply single vectors (VM)
E1 9200	mul.d.t Vi, Vj, Vk	Multiply double vectors (VM)
E1 9400	div.s.t Vi, Vj, Vk	Divide single vectors (VM)
E1 9600	div.d.t Vi, Vj, Vk	Divide double vectors (VM)
E1 9800	mul.s.t Vi, Sj, Vk	Multiply vector/scalar single (VM)
E1 9A00	mul.d.t Vi, Sj, Vk	Multiply vector/scalar double (VM)
E1 9C00	div.s.f Vi, Sj, Vk	Divide vector/scalar single (!VM)
E1 9E00	div.d.f Vi, Sj, Vk	Divide vector/scalar double (!VM)
E1 A000	and.t Vi, Vj, Vk	AND two vectors (VM)
E1 A200	or.t Vi, Vj, Vk	OR two vectors (VM)
E1 A400	xor.t Vi, Vj, Vk	Exclusive OR two vectors (VM)
E1 A600	shf.t Vi, Vj, Vk	Shift vector/vector (VM)
E1 A800	and.t Vi, Sj, Vk	AND vector/scalar (VM)
E1 AA00	or.t Vi, Sj, Vk	OR vector/scalar (VM)
E1 AC00	xor.t Vi, Sj, Vk	Exclusive OR vector/scalar (VM)
E1 AE00	shf.t Vi, Sj, Vk	Shift vector/scalar (VM)
E1 B000	add.s.t Vi, Vj, Vk	Add vector/vector single (VM)
E1 B200	add.d.t Vi, Vj, Vk	Add vector/vector double (VM)
E1 B400	sub.s.t Vi, Vj, Vk	Subtract single vectors (VM)
E1 B600	sub.d.t Vi, Vj, Vk	Subtract double vectors (VM)
E1 B800	add.s.t Vi, Sj, Vk	Add vector/scalar single (VM)
E1 BA00	add.d.t Vi, Sj, Vk	Add vector/scalar double (VM)
E1 BC00	sub.s.t Vi, Sj, Vk	Subtract vector/scalar single (VM)
E1 BE00	sub.d.t Vi, Sj, Vk	Subtract vector/scalar double (VM)

**Table 17 (continued)**  
**Instructions sorted by op code**

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E1 C000	add.b.t Vi, Vj, Vk	Add vector/vector byte (VM)
E1 C200	add.h.t Vi, Vj, Vk	Add vector/vector halfword (VM)
E1 C400	add.w.t Vi, Vj, Vk	Add vector/vector word (VM)
E1 C600	add.l.t Vi, Vj, Vk	Add vector/vector longword (VM)
E1 C800	add.b.t Vi, Sj, Vk	Add vector/scalar byte (VM)
E1 CA00	add.h.t Vi Sj, Vk	Add vector/scalar halfword (VM)
E1 CC00	add.w.t Vi, Sj, Vk	Add vector/scalar word (VM)
E1 CE00	add.l.t Vi, Sj, Vk	Add vector/scalar longword (VM)
E1 D000	sub.b.t Vi, Vj, Vk	Subtract byte vectors (VM)
E1 D200	sub.h.t Vi, Vj, Vk	Subtract halfword vectors (VM)
E1 D400	sub.w.t Vi, Vj, Vk	Subtract word vectors (VM)
E1 D600	sub.l.t Vi, Vj, Vk	Subtract longword vectors (VM)
E1 D800	sub.b.t Vi, Sj, Vk	Subtract vector/scalar byte (VM)
E1 DA00	sub.h.t Vi, Sj, Vk	Subtract vector/scalar halfword (VM)
E1 DC00	sub.w.t Vi, Sj, Vk	Subtract vector/scalar word (VM)
E1 DE00	sub.l.t Vi, Sj, Vk	Subtract vector/scalar longword (VM)
E1 E000	mul.b.t Vi, Vj, Vk	Multiply byte vectors (VM)
E1 E200	mul.h.t Vi, Vj, Vk	Multiply halfword vectors (VM)
E1 E400	mul.w.t Vi, Vj, Vk	Multiply word vectors (VM)
E1 E600	mul.l.t Vi, Vj, Vk	Multiply longword vectors (VM)
E1 E800	mul.b.t Vi, Sj, Vk	Multiply vector/scalar byte (VM)
E1 EA00	mul.h.t Vi, Sj, Vk	Multiply vector/scalar halfword (VM)
E1 EC00	mul.w.t Vi, Sj, Vk	Multiply vector/scalar word (VM)
E1 EE00	mul.l.t Vi, Sj, Vk	Multiply vector/scalar longword (VM)
E1 F000	div.b.t Vi, Vj, Vk	Divide byte vectors (VM)
E1 F200	div.h.t Vi, Vj, Vk	Divide halfword vectors (VM)

**Table 17 (continued)**

Instructions sorted by op code

<b>Op code (Hex)</b>	<b>Instruction mnemonic</b>	<b>Instruction description</b>
E1 F400	div.w.t Vi, Vj, Vk	Divide word vectors (VM)
E1 F600	div.l.t Vi, Vj, Vk	Divide longword vectors (VM)
E1 F800	div.b.t Vi, Sj, Vk	Divide vector/scalar byte (VM)
E1 FA00	div.h.t Vi, Sj, Vk	Divide vector/scalar halfword (VM)
E1 FC00	div.w.t Vi, Sj, Vk	Divide vector/scalar word (VM)
E1 FE00	div.l.t Vi, Sj, Vk	Divide vector/scalar longword (VM)

# Instructions sorted by mnemonic

# B

**Table 18**  
Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
add.b Vi, Sj, Vk	ST C800	Add vector/scalar integer byte
add.b Vi, Vj, Vk	ST C000	Add vector/vector integer byte
add.b.f Vi, Sj, Vk	E0 C800	Add vector/scalar byte (!VM)
add.b.f Vi, Vj, Vk	E0 C800	Add vector/vector byte (!VM)
add.b.t Vi, Sj, Vk	E1 C800	Add vector/scalar byte (VM)
add.b.t Vi, Vj, Vk	E1 C000	Add vector/vector byte (VM)
add.d Sj, Sk	ST 5540	Add scalar/scalar double float
add.d Vi, Sj, Vk	ST BA00	Add vector/scalar double float
add.d Vi, Vj, Vk	ST B200	Add vector/vector double float
add.d.f Vi, Sj, Vk	E0 BA00	Add vector/scalar double (!VM)
add.d.f Vi, Vj, Vk	E0 B200	Add vector/vector double (!VM)
add.d.t Vi, Sj, Vk	E1 BA00	Add vector/scalar double (VM)
add.d.t Vi, Vj, Vk	E1 B200	Add vector/vector double (VM)
add.h #N, Ak	ST 1400	Add immediate address halfword
add.h #n, Ak	ST 5880	Add short immediate address halfword
add.h #N, Sk	ST 1408	Add scalar/immediate integer halfword
add.h Aj, Ak	ST 5800	Add address register halfword
add.h Sj, Sk	ST 5940	Add scalar/scalar integer halfword
add.h Vi Sj, Vk	ST CA00	Add vector/scalar integer halfword

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
add.h Vi, Vj, Vk	ST C200	Add vector/vector integer halfword
add.h.f Vi Sj, Vk	E0 CA00	Add vector/scalar halfword (!VM)
add.h.f Vi, Vj, Vk	E0 C200	Add vector/vector halfword (!VM)
add.h.t Vi Sj, Vk	E1 CA00	Add vector/scalar halfword (VM)
add.h.t Vi, Vj, Vk	E1 C200	Add vector/vector halfword (VM)
add.l Sj, Sk	ST 59C0	Add scalar/scalar integer longword
add.l Vi, Sj, Vk	ST CE00	Add vector/scalar integer longword
add.l Vi, Vj, Vk	ST C600	Add vector/vector integer longword
add.l.f Vi, Sj, Vk	E0 CE00	Add vector/scalar longword (!VM)
add.l.f Vi, Vj, Vk	E0 C600	Add vector/vector longword (!VM)
add.l.t Vi, Sj, Vk	E1 CE00	Add vector/scalar longword (VM)
add.l.t Vi, Vj, Vk	E1 C600	Add vector/vector longword (VM)
add.s #N, Sk	ST 1808	Add scalar/immediate single float
add.s Sj, Sk	ST 5500	Add scalar/scalar single float
add.s Vi, Sj, Vk	ST B800	Add vector/scalar single float
add.s Vi, Vj, Vk	ST B000	Add vector/vector single float
add.s.f Vi, Sj, Vk	E0 B800	Add vector/scalar single (!VM)
add.s.f Vi, Vj, Vk	E0 B000	Add vector/vector single (!VM)
add.s.t Vi, Sj, Vk	E1 B800	Add vector/scalar single (VM)
add.s.t Vi, Vj, Vk	E1 B000	Add vector/vector single (VM)
add.w #N, Ak	ST 1480	Add immediate address word
add.w #n, Ak	ST 58C0	Add short immediate address word
add.w #N, Sk	ST 1488	Add scalar/immediate integer word
add.w Aj, Ak	ST 5840	Add address register word
add.w Sj, Ak	ST 5000	Add scalar to address word
add.w Sj, Sk	ST 5980	Add scalar/scalar integer word

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
add.w Vi, Sj, Vk	ST CC00	Add vector/scalar integer word
add.w Vi, Vj, Vk	ST C400	Add vector/vector integer word
add.w.f Vi, Sj, Vk	E0 CC00	Add vector/scalar word (!VM)
add.w.f Vi, Vj, Vk	E0 C400	Add vector/vector word (!VM)
add.w.t Vi, Sj, Vk	E1 CC00	Add vector/scalar word (VM)
add.w.t Vi, Vj, Vk	E1 C400	Add vector/vector word (VM)
all Sk	ST 7E20	AND reduce a vector
all Vk	ST 7E20	AND reduce a vector
all.f S.	E0 7E20	AND reduce a vector (!VM)
all.f V.	E0 7E20	AND reduce a vector (!VM)
all.t S.	E1 7E20	AND reduce a vector (VM)
all.t V.	E1 7E20	AND reduce a vector (VM)
and #N, Ak	ST 1200	AND immediate to address register
and #N, Sk	ST 1208	AND scalar/immediate
and Aj, Ak	ST 5200	AND address register
and Sj, Sk	ST 5300	AND scalar/scalar
and Vi, Sj, Vk	ST A800	AND vector/scalar
and Vi, Vj, Vk	ST A000	AND two vectors
and.f Vi, Sj, Vk	E0 A800	AND vector/scalar (!VM)
and.f Vi, Vj, Vk	E0 A000	AND two vectors (!VM)
and.t Vi, Sj, Vk	E1 A800	AND vector/scalar (VM)
and.t Vi, Vj, Vk	E1 A000	AND two vectors (VM)
any S.	ST 7E28	OR reduce a vector
any V.	ST 7E28	OR reduce a vector
any.f Sk	E0 7E28	OR reduce a vector (!VM)
any.f Vk	E0 7E28	OR reduce a vector (!VM)

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
any.t Sk	E1 7E28	OR reduce a vector (VM)
any.t Vk	E1 7E28	OR reduce a vector (VM)
atan.d Sk	ST 7DF8	Arc-tangent of a double float
atan.s Sk	ST 7DF0	Arc-tangent of a single float
bkpt	ST 7D50	Breakpoint
br	ST 7100	Branch always
bra.f	ST 7400	Branch on address carry false
bra.t	ST 7500	Branch on address carry true
bri.f	ST 7200	Branch on ION false
bri.t	ST 7300	Branch on ION true
brs.f	ST 7600	Branch on scalar carry false
brs.t	ST 7700	Branch on scalar carry true
call <i>effa</i>	ST 2000	Call a subroutine
callq <i>effa</i>	ST 2200	Push the PC and jump
calls <i>effa</i>	ST 2100	Call a subroutine
casr	ST 7DE0	Compare and swap
cfork	ST 7C88	Clear a fork
cos.d Sk	ST 7CE8	Cosine of a double-precision number
cos.s Sk	ST 7CE0	Cosine of a single-precision number
cprs.f Vj, Vk	ST 6380	Compress a vector (!VM)
cprs.t Vj, Vk	ST 63C0	Compress a vector (VM)
ctrsg	E0 7C38	Move scalar to CPU timer
cvtb.w Aj, Ak	ST 4080	Convert byte to word
cvtb.w Sj, Sk	ST 4180	Convert byte to word
cvtb.w Vj, Vk	E0 4080	Convert byte to word
cvtb.w.f Vj, Vk	E0 4180	Convert byte to word (!VM)

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
cvtb.w.t Vj, Vk	E1 4180	Convert byte to word (VM)
cvtd.l Sj, Sk	ST 4340	Convert double float to longword
cvtd.l Vj, Vk	ST 60C0	Convert double float to longword
cvtd.l.f Vj, Vk	E0 60C0	Convert double to longword (!VM)
cvtd.l.t Vj, Vk	E1 60C0	Convert double to longword (VM)
cvtd.s Sj, Sk	ST 4280	Convert double float to single float
cvtd.s Vj, Vk	ST 6000	Convert double float to single float
cvtd.s.f Vj, Vk	E0 6000	Convert double to single (!VM)
cvtd.s.t Vj, Vk	E1 6000	Convert double to single (VM)
cvtd.w Sj, Sk	E0 4540	Convert double float to word
cvtd.w Vj, Vk	E0 4240	Convert double to word float
cvtd.w.f Vj, Vk	E0 4340	Convert double to word (!VM)
cvtd.w.t Vj, Vk	E1 4340	Convert double to word (VM)
cvth.w Aj, Ak	ST 40C0	Convert halfword to word
cvth.w Sj, Sk	ST 41C0	Convert halfword to word
cvth.w Vj, Vk	E0 40C0	Convert halfword to word
cvth.w.f Vj, Vk	E0 41C0	Convert halfword to word (!VM)
cvth.w.t Vj, Vk	E1 41C0	Convert halfword to word (VM)
cvtl.d Sj, Sk	ST 43C0	Convert longword to double float
cvtl.d Vj, Vk	ST 6080	Convert longword to double float
cvtl.d.f Vj, Vk	E0 6080	Convert longword to double (!VM)
cvtl.d.t Vj, Vk	E1 6080	Convert longword to double (VM)
cvtl.s Sj, Sk	ST 4380	Convert longword to single float
cvtl.s Vj, Vk	E0 4280	Convert longword to single float
cvtl.s.f Vj, Vk	E0 4380	Convert longword to single (!VM)
cvtl.s.t Vj, Vk	E1 4380	Convert longword to single (VM)

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
cvtl.w S <sub>j</sub> , S <sub>k</sub>	ST 4500	Convert longword to word
cvtl.w V <sub>j</sub> , V <sub>k</sub>	ST 79C0	Convert longword to word
cvtl.w.f V <sub>j</sub> , V <sub>k</sub>	E0 79C0	Convert longword to word (!VM)
cvtl.w.t V <sub>j</sub> , V <sub>k</sub>	E1 79C0	Convert longword to word (VM)
cvts.d S <sub>j</sub> , S <sub>k</sub>	ST 42C0	Convert single float to double float
cvts.d V <sub>j</sub> , V <sub>k</sub>	ST 6040	Convert single float to double float
cvts.d.f V <sub>j</sub> , V <sub>k</sub>	E0 6040	Convert single to double (!VM)
cvts.d.t V <sub>j</sub> , V <sub>k</sub>	E1 6040	Convert single to double (VM)
cvts.l S <sub>j</sub> , S <sub>k</sub>	ST 4300	Convert single float to longword
cvts.l V <sub>j</sub> , V <sub>k</sub>	E0 4200	Convert single float to longword
cvts.l.f V <sub>j</sub> , V <sub>k</sub>	E0 4300	Convert single to longword (!VM)
cvts.l.t V <sub>j</sub> , V <sub>k</sub>	E1 4300	Convert single to longword (VM)
cvts.w S <sub>j</sub> , S <sub>k</sub>	ST 4240	Convert single float to word
cvts.w V <sub>j</sub> , V <sub>k</sub>	ST 7940	Convert single float to word
cvts.w.f V <sub>j</sub> , V <sub>k</sub>	E0 7940	Convert single to word (!VM)
cvts.w.t V <sub>j</sub> , V <sub>k</sub>	E1 7940	Convert single to word (VM)
cvtw.b A <sub>j</sub> , A <sub>k</sub>	ST 4000	Convert word to byte
cvtw.b S <sub>j</sub> , S <sub>k</sub>	ST 4100	Convert word to byte
cvtw.b V <sub>j</sub> , V <sub>k</sub>	E0 4000	Convert word to byte
cvtw.b.f V <sub>j</sub> , V <sub>k</sub>	E0 4100	Convert word to byte (!VM)
cvtw.b.t V <sub>j</sub> , V <sub>k</sub>	E1 4100	Convert word to byte (VM)
cvtw.d S <sub>j</sub> , S <sub>k</sub>	E0 4500	Convert word to double float
cvtw.d V <sub>j</sub> , V <sub>k</sub>	E0 42C0	Convert word to double float
cvtw.d.f V <sub>j</sub> , V <sub>k</sub>	E0 43C0	Convert word to double (!VM)
cvtw.d.t V <sub>j</sub> , V <sub>k</sub>	E1 43C0	Convert word to double (VM)
cvtw.h A <sub>j</sub> , A <sub>k</sub>	ST 4040	Convert word to halfword

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
cvtw.h Sj, Sk	ST 4140	Convert word to halfword
cvtw.h Vj, Vk	E0 4040	Convert word to halfword
cvtw.h.f Vj, Vk	E0 4140	Convert word to halfword (!VM)
cvtw.h.t Vj, Vk	E1 4140	Convert word to halfword (VM)
cvtw.l Sj, Sk	ST 4540	Convert word to longword
cvtw.l Vj, Vk	ST 7980	Convert word to longword
cvtw.l.f Vj, Vk	E0 7980	Convert word to longword (!VM)
cvtw.l.t Vj, Vk	E1 7980	Convert word to longword (VM)
cvtw.s Sj, Sk	ST 4200	Convert word to single float
cvtw.s Vj, Vk	ST 7900	Convert word to single float
cvtw.s.f Vj, Vk	E0 7900	Convert word to single (!VM)
cvtw.s.t Vj, Vk	E1 7900	Convert word to single (VM)
diag Ak	ST 7DC0	Execute nonstandard microcode sequence
div.b Sj, Sk	ST 5F00	Divide scalar/scalar integer byte
div.b Vi, Sj, Vk	ST F800	Divide vector/scalar integer byte
div.b Vi, Vj, Vk	ST F000	Divide vector/vector integer byte
div.b.f Vi, Sj, Vk	E0 F800	Divide vector/scalar byte (!VM)
div.b.f Vi, Vj, Vk	E0 F000	Divide byte vectors (!VM)
div.b.t Vi, Sj, Vk	E1 F800	Divide vector/scalar byte (VM)
div.b.t Vi, Vj, Vk	E1 F000	Divide byte vectors (VM)
div.d Si, Vj, Vk	E0 8600	Divide scalar/vector double float
div.d Sj, Sk	ST 57C0	Divide scalar/scalar double float
div.d Vi, Sj, Vk	ST 9E00	Divide vector/scalar double float
div.d Vi, Vj, Vk	ST 9600	Divide vector/vector double float
div.d.f Si, Vj, Vk	E0 8E00	Divide scalar/vector double (!VM)
div.d.f Vi, Sj, Vk	E1 9E00	Divide vector/scalar double (!VM)

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
div.d.f Vi, Vj, Vk	E0 9600	Divide double vectors (!VM)
div.d.t Si, Vj, Vk	E1 8E00	Divide scalar/vector double (VM)
div.d.t Vi, Sj, Vk	E0 9E00	Divide vector/scalar double (VM)
div.d.t Vi, Vj, Vk	E1 9600	Divide double vectors (VM)
div.h #N, Ak	ST 1700	Divide immediate address halfword
div.h #n, Ak	ST 5E80	Divide short immediate address halfword
div.h #N, Sk	ST 1708	Divide scalar/scalar integer halfword
div.h Aj, Ak	ST 5E00	Divide address register halfword
div.h Sj, Sk	ST 5F40	Divide scalar/scalar integer halfword
div.h Vi, Sj, Vk	ST FA00	Divide vector/scalar integer halfword
div.h Vi, Vj, Vk	ST F200	Divide vector/vector integer halfword
div.h.f Vi, Sj, Vk	E0 FA00	Divide vector/scalar halfword (!VM)
div.h.f Vi, Vj, Vk	E0 F200	Divide halfword vectors (!VM)
div.h.t Vi, Sj, Vk	E1 FA00	Divide vector/scalar halfword (VM)
div.h.t Vi, Vj, Vk	E1 F200	Divide halfword vectors (VM)
div.l Sj, Sk	ST 5FC0	Divide scalar/scalar integer longword
div.l Vi, Sj, Vk	ST FE00	Divide vector/scalar integer longword
div.l Vi, Vj, Vk	ST F600	Divide vector/vector integer longword
div.l.f Vi, Sj, Vk	E0 FE00	Divide vector/scalar longword (!VM)
div.l.f Vi, Vj, Vk	E0 F600	Divide longword vectors (!VM)
div.l.t Vi, Sj, Vk	E1 FE00	Divide vector/scalar longword (VM)
div.l.t Vi, Vj, Vk	E1 F600	Divide longword vectors (VM)
div.s #N, Sk	ST 1988	Divide scalar/scalar single float
div.s Si, Vj, Vk	E0 8400	Divide scalar/vector single float
div.s Sj, Sk	ST 5780	Divide scalar/scalar single float
div.s Vi, Sj, Vk	ST 9C00	Divide vector/scalar single float

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
div.s Vi, Vj, Vk	ST 9400	Divide vector/vector single float
div.s.f Si, Vj, Vk	E0 8C00	Divide scalar/vector single (!VM)
div.s.f Vi, Sj, Vk	E1 9C00	Divide vector/scalar single (!VM)
div.s.f Vi, Vj, Vk	E0 9400	Divide single vectors (!VM)
div.s.t Si, Vj, Vk	E1 8C00	Divide scalar/vector single (VM)
div.s.t Vi, Sj, Vk	E1 9C00	Divide vector/scalar single (VM)
div.s.t Vi, Vj, Vk	E1 9400	Divide single vectors (VM)
div.w #N, Ak	ST 1780	Divide immediate address word
div.w #n, Ak	ST 5EC0	Divide short immediate address word
div.w #N, Sk	ST 1788	Divide scalar/scalar integer word
div.w Aj, Ak	ST 5E40	Divide address register word
div.w Sj, Sk	ST 5F80	Divide scalar/scalar integer word
div.w Vi, Sj, Vk	ST FC00	Divide vector/scalar integer word
div.w Vi, Vj, Vk	ST F400	Divide vector/vector integer word
div.w.f Vi, Sj, Vk	E0 FC00	Divide vector/scalar word (!VM)
div.w.f Vi, Vj, Vk	E0 F400	Divide word vectors (!VM)
div.w.t Vi, Sj, Vk	E1 FC00	Divide vector/scalar word (VM)
div.w.t Vi, Vj, Vk	E1 F400	Divide word vectors (VM)
dsi	ST 7D48	Disable interrupts; reset ION to 0
enag Sj, Sk	E0 4480	Enable all global CPU interrupts
enal Sj, Sk	E0 4400	Enable local CPU interrupt
eni	ST 7D40	Enable interrupts; set ION to 1
eni_idle Sk	E0 7C80	Enable interrupts and idle the CPU
eni_rtn	E0 7C88	Return from subroutine
eq.b Sj, Sk	ST 4700	Compare equal byte
eq.b Sj, Vk	ST 6900	Compare equal byte

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
eq.b Vj, Vk	ST 6800	Compare equal byte
eq.b.f Sj, Vk	E0 6900	Compare equal byte (!VM)
eq.b.f Vj, Vk	E0 6800	Compare equal byte (!VM)
eq.b.t Sj, Vk	E1 6900	Compare equal byte (VM)
eq.b.t Vj, Vk	E1 6800	Compare equal byte (VM)
eq.d Sj, Sk	ST 5640	Compare equal double float
eq.d Sj, Vk	ST 6540	Compare equal double precision
eq.d Vj, Vk	ST 6440	Compare equal double precision
eq.d.f Sj, Vk	E0 6540	Compare equal double (!VM)
eq.d.f Vj, Vk	E0 6440	Compare equal double (!VM)
eq.d.t Sj, Vk	E1 6540	Compare equal double (VM)
eq.d.t Vj, Vk	E1 6440	Compare equal double (VM)
eq.h #N, Ak	ST 1B00	Compare equal halfword
eq.h #n, Ak	ST 4680	Compare equal halfword
eq.h #N, Sk	ST 1B08	Compare equal halfword
eq.h Aj, Ak	ST 4600	Compare equal halfword
eq.h Sj, Sk	ST 4740	Compare equal halfword
eq.h Sj, Vk	ST 6940	Compare equal halfword
eq.h Vj, Vk	ST 6840	Compare equal halfword
eq.h.f Sj, Vk	E0 6940	Compare equal halfword (!VM)
eq.h.f Vj, Vk	E0 6840	Compare equal halfword (!VM)
eq.h.t Sj, Vk	E1 6940	Compare equal halfword (VM)
eq.h.t Vj, Vk	E1 6840	Compare equal halfword (VM)
eq.l Sj, Sk	ST 47C0	Compare equal longword
eq.l Sj, Vk	ST 69C0	Compare equal longword
eq.l Vj, Vk	ST 68C0	Compare equal longword

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

Instruction mnemonic	Op code (Hex)	Instruction description
eq.l.f Sj, Vk	E0 69C0	Compare equal long (!VM)
eq.l.f Vj, Vk	E0 68C0	Compare equal long (!VM)
eq.l.t Sj, Vk	E1 69C0	Compare equal long (VM)
eq.l.t Vj, Vk	E1 68C0	Compare equal long (VM)
eq.s Sj, Sk	ST 5600	Compare equal single float
eq.s Sj, Vk	ST 6500	Compare equal single
eq.s Vj, Vk	ST 6400	Compare equal single
eq.s.f Sj, Vk	E0 6500	Compare equal single (!VM)
eq.s.f Vj, Vk	E0 6400	Compare equal single (!VM)
eq.s.t Sj, Vk	E1 6500	Compare equal single (VM)
eq.s.t Vj, Vk	E1 6400	Compare equal single (VM)
eq.w #N, Ak	ST 1B80	Compare equal word
eq.w #n, Ak	ST 46C0	Compare equal word
eq.w #N, Sk	ST 1B88	Compare equal word
eq.w Aj, Ak	ST 4640	Compare equal word
eq.w Sj, Sk	ST 4780	Compare equal word
eq.w Sj, Vk	ST 6980	Compare equal word
eq.w Vj, Vk	ST 6880	Compare equal word
eq.w.f Sj, Vk	E0 6980	Compare equal word (!VM)
eq.w.f Vj, Vk	E0 6880	Compare equal word (!VM)
eq.w.t Sj, Vk	E1 6980	Compare equal word (VM)
eq.w.t Vj, Vk	E1 6880	Compare equal word (VM)
exit	ST 0000	Error exit instruction
exp.d Sk	ST 7CB8	Exponent of a double float
exp.s Sk	ST 7CB0	Exponent of a single float
frint.d Sj, Sk	E0 4740	Integerize float double scalar

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
<code>frint.dvj, vk</code>	E0 58C0	Integerize float double vector
<code>frint.d.fvj, vk</code>	E0 59C0	Integerize double vector (!VM)
<code>frint.d.tvj, vk</code>	E1 59C0	Integerize double vector (VM)
<code>frint.ssj, sk</code>	E0 4700	Integerize float single scalar
<code>frint.svj, vk</code>	E0 5880	Integerize float single vector
<code>frint.s.fvj, vk</code>	E0 5980	Integerize single vector (!VM)
<code>frint.s.tvj, vk</code>	E1 5980	Integerize single vector (VM)
<code>get.l Ceffa, Sk</code>	E0 3200	Get communication/scalar
<code>get.w Ceffa, Ak</code>	E0 2A00	Get communication/address
<code>getr.l effa, Sk</code>	E0 2300	Get resource/scalar
<code>getr.w effa, Ak</code>	E0 2200	Get resource/address
<code>halt #N, Ak</code>	ST 1000	Halt the CPU
<code>idle Sk</code>	ST 7C58	Idle the CPU
<code>inc.l Ceffa, Sk</code>	E0 3500	Increment communication/scalar
<code>inc.w Ceffa, Ak</code>	E0 2D00	Increment communication/address
<code>incr.l effa, Sk</code>	ST 2F00	Increment long resource structure
<code>incr.w effa, Ak</code>	ST 2B00	Increment resource structure data
<code>jmp effa</code>	ST 0100	Jump always
<code>jmpa.f effa</code>	ST 0400	Jump on address carry false
<code>jmpa.t effa</code>	ST 0500	Jump on address carry true
<code>jmp.i.f effa</code>	ST 0200	Jump on ION false
<code>jmp.i.t effa</code>	ST 0300	Jump on ION true
<code>jmps.f effa</code>	ST 0600	Jump on scalar carry false
<code>jmps.t effa</code>	ST 0700	Jump on scalar carry true
<code>join</code>	ST 7CA0	Join all threads
<code>lck Ceffa</code>	E0 0200	Lock communication register

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
ld.b <i>effa</i> , Ak	ST 2800	Load address register byte
ld.b <i>effa</i> , Sk	ST 3000	Load scalar byte
ld.b <i>effa</i> , Vk	ST 3800	Load vector byte
ld.b.f <i>effa</i> , Vk	E0 3800	Load vector byte (!VM)
ld.b.t <i>effa</i> , Vk	E1 3800	Load vector byte (VM)
ld.d #N, Sk	ST 1008	Load double float immediate upper 32 bits
ld.d <i>effa</i> , Sk	ST 3300	Load scalar double float
ld.d <i>effa</i> , Vk	ST 3B00	Load vector double float
ld.d.f <i>effa</i> , Vk	E0 3B00	Load vector double float (!VM)
ld.d.t <i>effa</i> , Vk	E1 3B00	Load vector double float (VM)
ld.dl #N, Sk	ST 1188	Load 64-bit floating immediate
ld.du #N, Sk	ST 1088	Load 64-bit floating immediate
ld.h #N, Ak	ST 1100	Load halfword immediate into Ak
ld.h #n, Ak	ST 4480	Load short immediate into Ak
ld.h <i>effa</i> , Ak	ST 2900	Load address register halfword
ld.h <i>effa</i> , Sk	ST 3100	Load scalar halfword
ld.h <i>effa</i> , Vk	ST 3900	Load vector halfword
ld.h.f <i>effa</i> , Vk	E0 3900	Load vector halfword (!VM)
ld.h.t <i>effa</i> , Vk	E1 3900	Load vector halfword (VM)
ld.l #N, Sk	ST 1108	Load 32-bit immediate sign-extended to 64 bits
ld.l <i>effa</i> , Sk	ST 3300	Load scalar longword
ld.l <i>effa</i> , Vk	ST 3B00	Load vector longword
ld.l <i>effa</i> , VLS	ST 0A00	Load VS and VL from memory
ld.l.f <i>effa</i> , Vk	E0 3B00	Load vector longword (!VM)
ld.l.t <i>effa</i> , Vk	E1 3B00	Load vector longword (VM)
ld.ll #N, Sk	ST 1188	Load 64-bit integer immediate

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
ld.lu #N, Sk	ST 1088	Load 64-bit integer immediate
ld.s #N, Sk	ST 1188	Load a single float immediate
ld.s <i>effa</i> , Sk	ST 3200	Load scalar single float
ld.s <i>effa</i> , Vk	ST 3A00	Load vector single float
ld.s.f <i>effa</i> , Vk	E0 3A00	Load vector single float (!VM)
ld.s.t <i>effa</i> , Vk	E1 3A00	Load vector single float (VM)
ld.u #N, Sk	ST 1088	Load immediate
ld.w #N, Ak	ST 1180	Load immediate into Ak
ld.w #n, Ak	ST 44C0	Load short immediate into Ak
ld.w #N, Sk	ST 1188	Load a 32-bit immediate
ld.w #N, VL	ST 1800	Load VL with an immediate
ld.w #N, VS	ST 1880	Load VS from an immediate
ld.w <i>effa</i> , Ak	ST 2A00	Load address register word
ld.w <i>effa</i> , Sk	ST 3200	Load scalar word
ld.w <i>effa</i> , Vk	ST 3A00	Load vector word
ld.w.f <i>effa</i> , Vk	E0 3A00	Load vector word (!VM)
ld.w.t <i>effa</i> , Vk	E1 3A00	Load vector word (VM)
ld.x <i>effa</i> , VM	ST 0B00	Load VM from memory
ldcmr <i>effa</i> , Ak	E0 0600	Load communication registers
ldea <i>effa</i> , Ak	ST 0900	Load effective address
ldea <i>effa</i> , Sk	E0 0400	Load effective address/scalar
ldkdr Ak	ST 7C08	Load all eight SDRs
ldpa Aj, Ak	ST 4400	Load a physical byte address into Ak
ldsdr Ak	ST 7C00	Load process SDRs
ldvi.b Vj, Vk	ST 7800	Index load vector byte
ldvi.b.f Vj, Vk	E0 7800	Index load vector byte (!VM)

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
ldvi.b.t Vj, Vk	E1 7800	Index load vector byte (VM)
ldvi.d Vj, Vk	ST 78C0	Index load vector double float
ldvi.d.f Vj, Vk	E0 78C0	Index load vector double (!VM)
ldvi.d.t Vj, Vk	E1 78C0	Index load vector double (VM)
ldvi.h Vj, Vk	ST 7840	Index load vector halfword
ldvi.h.f Vj, Vk	E0 7840	Index load vector halfword (!VM)
ldvi.h.t Vj, Vk	E1 7840	Index load vector halfword (VM)
ldvi.l Vj, Vk	ST 78C0	Index load vector longword
ldvi.l.f Vj, Vk	E0 78C0	Index load vector longword (!VM)
ldvi.l.t Vj, Vk	E1 78C0	Index load vector longword (VM)
ldvi.s Vj, Vk	ST 7880	Index load vector single float
ldvi.s.f Vj, Vk	E0 7880	Index load vector single (!VM)
ldvi.s.t Vj, Vk	E1 7880	Index load vector single (VM)
ldvi.w Vj, Vk	ST 7880	Index load vector word
ldvi.w.f Vj, Vk	E0 7880	Index load vector word (!VM)
ldvi.w.t Vj, Vk	E1 7880	Index load vector word (VM)
le.b Sj, Sk	ST 4D00	Compare less than or equal byte
le.b Sj, Vk	ST 6B00	Compare less than or equal byte
le.b Vj, Vk	ST 6A00	Compare less than or equal byte
le.b.f Sj, Vk	E0 6B00	Compare less than or equal byte (!VM)
le.b.f Vj, Vk	E0 6A00	Compare less than or equal byte (!VM)
le.b.t Sj, Vk	E1 6B00	Compare less than or equal byte (VM)
le.b.t Vj, Vk	E1 6A00	Compare less than or equal byte (VM)
le.d Sj, Sk	ST 5440	Compare less than or equal double float
le.d Sj, Vk	ST 6740	Compare less than or equal double float
le.d Vj, Vk	ST 6640	Compare less than or equal double float

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
le.d.f S <sub>j</sub> , V <sub>k</sub>	E0 6740	Compare less than or equal double (!VM)
le.d.f V <sub>j</sub> , V <sub>k</sub>	E0 6640	Compare less than or equal double (!VM)
le.d.t S <sub>j</sub> , V <sub>k</sub>	E1 6740	Compare less than or equal double (VM)
le.d.t V <sub>j</sub> , V <sub>k</sub>	E1 6640	Compare less than or equal double (VM)
le.h #N, A <sub>k</sub>	ST 1E00	Compare less than or equal halfword
le.h #n, A <sub>k</sub>	ST 4C80	Compare less than or equal halfword
le.h #N, S <sub>k</sub>	ST 1E08	Compare less than or equal halfword
le.h A <sub>j</sub> , A <sub>k</sub>	ST 4C00	Compare less than or equal signed halfword
le.h S <sub>j</sub> , S <sub>k</sub>	ST 4D40	Compare less than or equal halfword
le.h S <sub>j</sub> , V <sub>k</sub>	ST 6B40	Compare less than or equal halfword
le.h V <sub>j</sub> , V <sub>k</sub>	ST 6A40	Compare less than or equal halfword
le.h.f S <sub>j</sub> , V <sub>k</sub>	E0 6B40	Compare less than or equal half (!VM)
le.h.f V <sub>j</sub> , V <sub>k</sub>	E0 6A40	Compare less than or equal half (!VM)
le.h.t S <sub>j</sub> , V <sub>k</sub>	E1 6B40	Compare less than or equal half (VM)
le.h.t V <sub>j</sub> , V <sub>k</sub>	E1 6A40	Compare less than or equal half (VM)
le.l S <sub>j</sub> , S <sub>k</sub>	ST 4DC0	Compare less than or equal longword
le.l S <sub>j</sub> , V <sub>k</sub>	ST 6BC0	Compare less than or equal longword
le.l V <sub>j</sub> , V <sub>k</sub>	ST 6AC0	Compare less than or equal longword
le.l.f S <sub>j</sub> , V <sub>k</sub>	E0 6BC0	Compare less than or equal long (!VM)
le.l.f V <sub>j</sub> , V <sub>k</sub>	E0 6AC0	Compare less than or equal long (!VM)
le.l.t S <sub>j</sub> , V <sub>k</sub>	E1 6BC0	Compare less than or equal long (VM)
le.l.t V <sub>j</sub> , V <sub>k</sub>	E1 6AC0	Compare less than or equal long (VM)
le.s #N, S <sub>k</sub>	ST 1A08	Compare less than or equal single
le.s S <sub>j</sub> , S <sub>k</sub>	ST 5400	Compare less than or equal single float
le.s S <sub>j</sub> , V <sub>k</sub>	ST 6700	Compare less than or equal single
le.s V <sub>j</sub> , V <sub>k</sub>	ST 6600	Compare less than or equal single

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
le.s.f Sj, Vk	E0 6700	Compare less than or equal single (!VM)
le.s.f Vj, Vk	E0 6600	Compare less than or equal single (!VM)
le.s.t Sj, Vk	E1 6700	Compare less than or equal single (VM)
le.s.t Vj, Vk	E1 6600	Compare less than or equal single (VM)
le.w #N, Ak	ST 1E80	Compare less than or equal word
le.w #n, Ak	ST 4CC0	Compare less than or equal word
le.w #N, Sk	ST 1E88	Compare less than or equal word
le.w Aj, Ak	ST 4C40	Compare less than or equal signed word
le.w Sj, Sk	ST 4D80	Compare less than or equal word
le.w Sj, Vk	ST 6B80	Compare less than or equal word
le.w Vj, Vk	ST 6A80	Compare less than or equal word
le.w.f Sj, Vk	E0 6B80	Compare less than or equal word (!VM)
le.w.f Vj, Vk	E0 6A80	Compare less than or equal word (!VM)
le.w.t Sj, Vk	E1 6B80	Compare less than or equal word (VM)
le.w.t Vj, Vk	E1 6A80	Compare less than or equal word (VM)
leu.b Sj, Sk	ST 4900	Compare less than or equal to byte
leu.h #N, Ak	ST 1C00	Compare unsigned less than halfword
leu.h #n, Ak	ST 4880	Compare unsigned less than or equal halfword
leu.h #N, Sk	ST 1C08	Compare unsigned less than or equal to halfword
leu.h Aj, Ak	ST 4800	Compare unsigned less than or equal to halfword
leu.h Sj, Sk	ST 4940	Compare less than or equal to halfword
leu.l Sj, Sk	ST 49C0	Compare less than or equal to longword
leu.w #n, Ak	ST 48C0	Compare unsigned less than or equal word
leu.w #N, Ak	ST 1C80	Compare unsigned less than word
leu.w #N, Sk	ST 1C88	Compare unsigned less than or equal to word

**Table 18 (continued)**  
 Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
leu.w Aj, Ak	ST 4840	Compare unsigned less than or equal to word
leu.w Sj, Sk	ST 4980	Compare less than or equal to word
ln.d Sk	ST 7C18	Natural logarithm of a double precision number
ln.s Sk	ST 7C10	Natural logarithm of a single precision number
lop Sj, Sk	ST 61C0	Leading one's position in Sj
lop Vj, Vk	ST 6240	Leading ones position vector
lop.f Vj, Vk	E0 6240	Leading ones position vector (!VM)
lop.t Vj, Vk	E1 6240	Leading ones position vector (VM)
lt.b Sj, Sk	ST 4F00	Compare less than byte
lt.b Sj, Vk	ST 6D00	Compare less than byte
lt.b Vj, Vk	ST 6C00	Compare less than byte
lt.b.f Sj, Vk	E0 6D00	Compare less than byte (!VM)
lt.b.f Vj, Vk	E0 6C00	Compare less than byte (!VM)
lt.b.t Sj, Vk	E1 6D00	Compare less than byte (VM)
lt.b.t Vj, Vk	E1 6C00	Compare less than byte (VM)
lt.d Sj, Sk	ST 54C0	Compare less than double float
lt.d Sj, Vk	ST 67C0	Compare less than double float
lt.d Vj, Vk	ST 66C0	Compare less than double float
lt.d.f Sj, Vk	E0 67C0	Compare less than double (!VM)
lt.d.f Vj, Vk	E0 66C0	Compare less than double (!VM)
lt.d.t Sj, Vk	E1 67C0	Compare less than double (VM)
lt.d.t Vj, Vk	E1 66C0	Compare less than double (VM)
lt.h #N, Ak	ST 1F00	Compare less than halfword
lt.h #n, Ak	ST 4E80	Compare less than halfword
lt.h #N, Sk	ST 1F08	Compare less than halfword
lt.h Aj, Ak	ST 4E00	Compare less than signed halfword

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
lt.h Sj, Sk	ST 4F40	Compare less than halfword
lt.h Sj, Vk	ST 6D40	Compare less than halfword
lt.h Vj, Vk	ST 6C40	Compare less than halfword
lt.h.f Sj, Vk	E0 6D40	Compare less than halfword (!VM)
lt.h.f Vj, Vk	E0 6C40	Compare less than halfword (!VM)
lt.h.t Sj, Vk	E1 6D40	Compare less than halfword (VM)
lt.h.t Vj, Vk	E1 6C40	Compare less than halfword (VM)
lt.l Sj, Sk	ST 4FC0	Compare less than longword
lt.l Sj, Vk	ST 6DC0	Compare less than longword
lt.l Vj, Vk	ST 6CC0	Compare less than longword
lt.l.f Sj, Vk	E0 6DC0	Compare less than long (!VM)
lt.l.f Vj, Vk	E0 6CC0	Compare less than long (!VM)
lt.l.t Sj, Vk	E1 6DC0	Compare less than long (VM)
lt.l.t Vj, Vk	E1 6CC0	Compare less than long (VM)
lt.s #N, Sk	ST 1A88	Compare less than single
lt.s Sj, Sk	ST 5480	Compare less than single float
lt.s Sj, Vk	ST 6780	Compare less than single
lt.s Vj, Vk	ST 6680	Compare less than single
lt.s.f Sj, Vk	E0 6780	Compare less than single (!VM)
lt.s.f Vj, Vk	E0 6680	Compare less than single (!VM)
lt.s.t Sj, Vk	E1 6780	Compare less than single (VM)
lt.s.t Vj, Vk	E1 6680	Compare less than single (VM)
lt.w #N, Ak	ST 1F80	Compare less than word
lt.w #n, Ak	ST 4EC0	Compare less than word
lt.w #N, Sk	ST 1F88	Compare less than word
lt.w Aj, Ak	ST 4E40	Compare less than signed word

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
lt.w S <sub>j</sub> , S <sub>k</sub>	ST 4F80	Compare less than word
lt.w S <sub>j</sub> , V <sub>k</sub>	ST 6D80	Compare less than word
lt.w V <sub>j</sub> , V <sub>k</sub>	ST 6C80	Compare less than word
lt.w.f S <sub>j</sub> , V <sub>k</sub>	E0 6D80	Compare less than word (!VM)
lt.w.f V <sub>j</sub> , V <sub>k</sub>	E0 6C80	Compare less than word (!VM)
lt.w.t S <sub>j</sub> , V <sub>k</sub>	E1 6D80	Compare less than word (VM)
lt.w.t V <sub>j</sub> , V <sub>k</sub>	E1 6C80	Compare less than word (VM)
ltu.b S <sub>j</sub> , S <sub>k</sub>	ST 4B00	Compare less than byte
ltu.h #N, A <sub>k</sub>	ST 1D00	Compare unsigned less than halfword
ltu.h #n, A <sub>k</sub>	ST 4A80	Compare unsigned less than halfword
ltu.h #N, S <sub>k</sub>	ST 1D08	Compare unsigned less than halfword
ltu.h A <sub>j</sub> , A <sub>k</sub>	ST 4A00	Compare unsigned less than halfword
ltu.h S <sub>j</sub> , S <sub>k</sub>	ST 4B40	Compare less than halfword
ltu.l S <sub>j</sub> , S <sub>k</sub>	ST 4BC0	Compare less than longword
ltu.w #N, A <sub>k</sub>	ST 1D80	Compare unsigned less than word
ltu.w #n, A <sub>k</sub>	ST 4AC0	Compare unsigned less than word
ltu.w #N, S <sub>k</sub>	ST 1D88	Compare unsigned less than word
ltu.w A <sub>j</sub> , A <sub>k</sub>	ST 4A40	Compare unsigned less than word
ltu.w S <sub>j</sub> , S <sub>k</sub>	ST 4B80	Compare less than word
mask.f V <sub>i</sub> , S <sub>j</sub> , V <sub>k</sub>	ST 8A00	Mask vector/scalar (!VM)
mask.t V <sub>i</sub> , S <sub>j</sub> , V <sub>k</sub>	ST 8E00	Mask vector/scalar (VM)
mask.t V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	ST 8600	Mask vector/vector
mat.l S <sub>k</sub> , <i>Ceffa</i>	E0 3100	Match scalar/communication
mat.w A <sub>k</sub> , <i>Ceffa</i>	E0 2900	Match address/communication
matr.l S <sub>k</sub> , <i>effa</i>	E0 3000	Match scalar/resource
matr.w A <sub>k</sub> , <i>effa</i>	E0 2800	Match address/resource

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
max.b V <sub>k</sub>	ST 7E40	Maximum of a vector of bytes
max.b.f V <sub>k</sub>	E0 7E40	Maximum of vector of bytes (!VM)
max.b.t V <sub>k</sub>	E1 7E40	Maximum of vector of bytes (VM)
max.d V <sub>k</sub>	ST 7EA8	Maximum of a vector of double float
max.d.f V <sub>k</sub>	E0 7EA8	Maximum of vector of doubles (!VM)
max.d.t V <sub>k</sub>	E1 7EA8	Maximum of vector of doubles (VM)
max.h V <sub>k</sub>	ST 7E48	Maximum of a vector of halfwords
max.h.f V <sub>k</sub>	E0 7E48	Maximum of vector of halfwords (!VM)
max.h.t V <sub>k</sub>	E1 7E48	Maximum of vector of halfwords (VM)
max.l V <sub>k</sub>	ST 7E58	Maximum of a vector of longwords
max.l.f V <sub>k</sub>	E0 7E58	Maximum of vector of longwords (!VM)
max.l.t V <sub>k</sub>	E1 7E58	Maximum of vector of longwords (VM)
max.s V <sub>k</sub>	ST 7EA0	Maximum of a vector of single float
max.s.f V <sub>k</sub>	E0 7EA0	Maximum of vector of singles (!VM)
max.s.t V <sub>k</sub>	E1 7EA0	Maximum of vector of singles (VM)
max.w V <sub>k</sub>	ST 7E50	Maximum of a vector of words
max.w.f V <sub>k</sub>	E0 7E50	Maximum of vector of words (!VM)
max.w.t V <sub>k</sub>	E1 7E50	Maximum of vector of words (VM)
merg.f V <sub>i</sub> , S <sub>j</sub> , V <sub>k</sub>	ST 8800	Merge vector/scalar (!VM)
merg.t V <sub>i</sub> , S <sub>j</sub> , V <sub>k</sub>	ST 8C00	Merge vector/scalar
merg.t V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	ST 8400	Merge vector/vector
min.b V <sub>k</sub>	ST 7E60	Minimum of a vector of bytes
min.b.f V <sub>k</sub>	E0 7E60	Minimum of vector of bytes (!VM)
min.b.t V <sub>k</sub>	E1 7E60	Minimum of vector of bytes (VM)
min.d V <sub>k</sub>	ST 7EB8	Minimum of a vector of double float
min.d.f V <sub>k</sub>	E0 7EB8	Minimum of vector of doubles (!VM)

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
min.d.t V <sub>k</sub>	E1 7EB8	Minimum of vector of doubles (VM)
min.h V <sub>k</sub>	ST 7E68	Minimum of a vector of halfwords
min.h.f V <sub>k</sub>	E0 7E68	Minimum of vector of halfwords (!VM)
min.h.t V <sub>k</sub>	E1 7E68	Minimum of vector of halfwords (VM)
min.l V <sub>k</sub>	ST 7E78	Minimum of a vector of longwords
min.l.f V <sub>k</sub>	E0 7E78	Minimum of vector of longwords (!VM)
min.l.t V <sub>k</sub>	E1 7E78	Minimum of vector of longwords (VM)
min.s V <sub>k</sub>	ST 7EB0	Minimum of a vector of single float
min.s.f V <sub>k</sub>	E0 7EB0	Minimum of vector of singles (!VM)
min.s.t V <sub>k</sub>	E1 7EB0	Minimum of vector of singles (VM)
min.w V <sub>k</sub>	ST 7E70	Minimum of a vector of words
min.w.f V <sub>k</sub>	E0 7E70	Minimum of vector of words (!VM)
min.w.t V <sub>k</sub>	E1 7E70	Minimum of vector of words (VM)
mov A <sub>j</sub> , A <sub>k</sub>	ST 5080	Move address register
mov A <sub>j</sub> , S <sub>k</sub>	ST 51C0	Move an address to a scalar
mov A <sub>k</sub> , PSW	ST 7C48	Load an address register into the PSW
mov A <sub>k</sub> , VL	ST 7D98	Move A <sub>k</sub> to VL
mov A <sub>k</sub> , VS	ST 7D88	Move A <sub>k</sub> to VS
mov BE (S <sub>j</sub> ), S <sub>k</sub>	E0 4580	Move BE(scalar) to a scalar
mov CIR, S <sub>k</sub>	E0 7C08	Move CIR to a scalar
mov CPUID, S <sub>k</sub>	E0 7C18	Move CPU identification to scalar
mov ICR, S <sub>k</sub>	E0 7C68	Move ICR to a scalar
mov ITR, S <sub>k</sub>	ST 7C60	Move the ITC
mov PC, A <sub>k</sub>	ST 7C50	Load the next PC address
mov PSW, A <sub>k</sub>	ST 7C40	Store the PSW into an address register
mov S <sub>i</sub> , S <sub>j</sub> , V <sub>k</sub>	ST 8200	Move a scalar to a vector element

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
mov Sj, Ak	ST 50C0	Move 32 bits of Sj into Ak
mov Sk, BE (Sj)	E0 45C0	Move scalar to BE(scalar)
mov Sj, Sk, VM	ST 6100	Load VM(Sj) from Sk
mov Sj, VM, Sk	ST 6140	Load Sk from VM(Sj)
mov Sk, CIR	E0 7C00	Move scalar to CIR
mov Sk, ICR	E0 7C60	Move Scalar to ICR
mov Sk, ITR	ST 7C68	Load NITC
mov Sk, ITSR	ST 7C78	Load ITSR with a scalar
mov Sk, TCPU	E0 7C70	Move Scalar to TCPU register
mov Sk, TID	E0 7CB0	Load TID from scalar
mov Sk, TOC	E0 7C30	Move a scalar to TOC
mov Sk, TTR	E0 7C20	Move scalar to TTR
mov Sk, VML	E0 7C50	Load VM<63..0> from Sk
mov Sk, VMJ	E0 7C40	Load VM<127..64> from Sk
mov Sk, VV	ST 7D70	Move scalar to vector valid flag
mov TCPU, Sk	E0 7C78	Move the TCPU Register to Scalar
mov TID, Sk	E0 7CB8	Load scalar with TID
mov TOC, Sk	E0 7C10	Move TOC to a scalar
mov TTR, Sk	E0 7C28	Move TTR /scalar
mov Vi, Sj, Sk	ST 8000	Move a vector element to a scalar
mov VL, Ak	ST 7D90	Move VL to Ak
mov VML, Sk	E0 7C58	Load Sk from VM<63..0>
mov VMU, Sk	E0 7C48	Load Sk from VM<127..64>
mov VS, Ak	ST 7D80	Move VS to Ak
mov.d Sj, Sk	ST 5180	Move scalar register single float
mov.l Sj, Sk	ST 5180	Move scalar register longword

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
mov.s Sj, Sk	ST 5100	Move scalar register double float
mov.w Sj, Sk	ST 5100	Move scalar register word
mov.w Sk, VL	ST 7DB8	Move Sk to VL
mov.w Sk, VS	ST 7DA8	Move Sk to VS
mov.w VL, Sk	ST 7DB0	Move VL to Sk
mov.w VS, Sk	ST 7DA0	Move VS to Sk
mski Sk	ST 7D60	Mask out interrupt
msync	ST 7D58	Synchronize stores/loads to memory
mul.b Sj, Sk	ST 5D00	Multiply scalar/scalar integer byte
mul.b Vi, Sj, Vk	ST E800	Multiply vector/scalar integer byte
mul.b Vi, Vj, Vk	ST E000	Multiply vector/vector integer byte
mul.b.f Vi, Sj, Vk	E0 E800	Multiply vector/scalar byte (!VM)
mul.b.f Vi, Vj, Vk	E0 E000	Multiply byte vectors (!VM)
mul.b.t Vi, Sj, Vk	E1 E800	Multiply vector/scalar byte (VM)
mul.b.t Vi, Vj, Vk	E1 E000	Multiply byte vectors (VM)
mul.d Sj, Sk	ST 5740	Multiply scalar/scalar double float
mul.d Vi, Sj, Vk	ST 9A00	Multiply vector/scalar double float
mul.d Vi, Vj, Vk	ST 9200	Multiply vector/vector double float
mul.d.f Vi, Sj, Vk	E0 9A00	Multiply vector/scalar double (!VM)
mul.d.f Vi, Vj, Vk	E0 9200	Multiply double vectors (!VM)
mul.d.t Vi, Sj, Vk	E1 9A00	Multiply vector/scalar double (VM)
mul.d.t Vi, Vj, Vk	E1 9200	Multiply double vectors (VM)
mul.h #N, Ak	ST 1600	Multiply immediate address halfword
mul.h #n, Ak	ST 5C80	Multiply short immediate address halfword
mul.h #N, Sk	ST 1608	Multiply scalar/immediate integer halfword
mul.h Aj, Ak	ST 5C00	Multiply address register halfword

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
mul.h Sj, Sk	ST 5D40	Multiply scalar/scalar integer halfword
mul.h Vi, Sj, Vk	ST EA00	Multiply vector/scalar integer halfword
mul.h Vi, Vj, Vk	ST E200	Multiply vector/vector integer halfword
mul.h.f Vi, Sj, Vk	E0 EA00	Multiply vector/scalar halfword (!VM)
mul.h.f Vi, Vj, Vk	E0 E200	Multiply halfword vectors (!VM)
mul.h.t Vi, Sj, Vk	E1 EA00	Multiply vector/scalar halfword (VM)
mul.h.t Vi, Vj, Vk	E1 E200	Multiply halfword vectors (VM)
mul.l Sj, Sk	ST 5DC0	Multiply scalar/scalar integer longword
mul.l Vi, Sj, Vk	ST EE00	Multiply vector/scalar integer longword
mul.l Vi, Vj, Vk	ST E600	Multiply vector/vector integer longword
mul.l.f Vi, Sj, Vk	E0 EE00	Multiply vector/scalar longword (!VM)
mul.l.f Vi, Vj, Vk	E0 E600	Multiply longword vectors (!VM)
mul.l.t Vi, Sj, Vk	E1 EE00	Multiply vector/scalar longword (VM)
mul.l.t Vi, Vj, Vk	E1 E600	Multiply longword vectors (VM)
mul.s #N, Sk	ST 1908	Multiply scalar/immediate single float
mul.s Sj, Sk	ST 5700	Multiply scalar/scalar single float
mul.s Vi, Sj, Vk	ST 9800	Multiply vector/scalar single float
mul.s Vi, Vj, Vk	ST 9000	Multiply vector/vector single float
mul.s.f Vi, Sj, Vk	E0 9800	Multiply vector/scalar single (!VM)
mul.s.f Vi, Vj, Vk	E0 9000	Multiply single vectors (!VM)
mul.s.t Vi, Sj, Vk	E1 9800	Multiply vector/scalar single (VM)
mul.s.t Vi, Vj, Vk	E1 9000	Multiply single vectors (VM)
mul.w #N, Ak	ST 1680	Multiply immediate address word
mul.w #n, Ak	ST 5CC0	Multiply short immediate address word
mul.w #N, Sk	ST 1688	Multiply scalar/immediate integer word
mul.w Aj, Ak	ST 5C40	Multiply address register word

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
mul.w Sj, Sk	ST 5D80	Multiply scalar/scalar integer word
mul.w Vi, Sj, Vk	ST EC00	Multiply vector/scalar integer word
mul.w Vi, Vj, Vk	ST E400	Multiply vector/vector integer word
mul.w.f Vi, Sj, Vk	E0 EC00	Multiply vector/scalar word (!VM)
mul.w.f Vi, Vj, Vk	E0 E400	Multiply word vectors (!VM)
mul.w.t Vi, Sj, Vk	E1 EC00	Multiply vector/scalar word (VM)
mul.w.t Vi, Vj, Vk	E1 E400	Multiply word vectors (VM)
neg.b Sj, Sk	ST 6F00	Negate scalar/scalar integer byte
neg.b Vj, Vk	ST 6E00	Negate vector/vector integer byte
neg.b.f Vj, Vk	E0 6E00	Negate byte vector (!VM)
neg.b.t Vj, Vk	E1 6E00	Negate byte vector (VM)
neg.d Sj, Sk	ST 65C0	Negate scalar/scalar double float
neg.d Vj, Vk	ST 64C0	Negate vector/vector double float
neg.d.f Vj, Vk	E0 64C0	Negate double (!VM)
neg.d.t Vj, Vk	E1 64C0	Negate double (VM)
neg.h Aj, Ak	ST 5680	Negate address register halfword
neg.h Sj, Sk	ST 6F40	Negate scalar/scalar integer halfword
neg.h Vj, Vk	ST 6E40	Negate vector/vector integer halfword
neg.h.f Vj, Vk	E0 6E40	Negate halfword (!VM)
neg.h.t Vj, Vk	E1 6E40	Negate halfword (VM)
neg.l Sj, Sk	ST 6FC0	Negate scalar/scalar integer longword
neg.l Vj, Vk	ST 6EC0	Negate vector/vector integer longword
neg.l.f Vj, Vk	E0 6EC0	Negate longword (!VM)
neg.l.t Vj, Vk	E1 6EC0	Negate longword (VM)
neg.s Sj, Sk	ST 6580	Negate scalar/scalar single float
neg.s Vj, Vk	ST 6480	Negate vector/vector single float

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
neg.s.f Vj, Vk	E0 6480	Negate single (!VM)
neg.s.t Vj, Vk	E1 6480	Negate single (VM)
neg.w Aj, Ak	ST 56C0	Negate address register word
neg.w Sj, Sk	ST 6F80	Negate scalar/scalar integer word
neg.w Vj, Vk	ST 6E80	Negate vector/vector integer word
neg.w.f Vj, Vk	E0 6E80	Negate word (!VM)
neg.w.t Vj, Vk	E1 6E80	Negate word (VM)
nop	ST 7000	No operation (branch never)
not Aj, Ak	ST 52C0	Complement address register
not Sj, Sk	ST 53C0	Complement scalar/scalar
not Vj, Vk	ST 62C0	Complement a vector
not.f Vj, Vk	E0 62C0	Complement a vector (!VM)
not.t Vj, Vk	E1 62C0	Complement a vector (VM)
or #N, Ak	ST 1280	OR immediate to address register
or #N, Sk	ST 1288	OR scalar/immediate
or Aj, Ak	ST 5240	OR address register
or Sj, Sk	ST 5340	OR scalar/scalar
or Vi, Sj, Vk	ST AA00	OR vector/scalar
or Vi, Vj, Vk	ST A200	OR two vectors
or.f Vi, Sj, Vk	E0 AA00	OR vector/scalar (!VM)
or.f Vi, Vj, Vk	E0 A200	OR two vectors (!VM)
or.t Vi, Sj, Vk	E1 AA00	OR vector/scalar (VM)
or.t Vi, Vj, Vk	E1 A200	OR two vectors (VM)
parity Vk	ST 7E30	Exclusive OR reduce a vector
parity.f Vk	E0 7E30	Exclusive OR reduce vector (!VM)
parity.t Vk	E1 7E30	Exclusive OR reduce vector (VM)

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
pate Ak	ST 7C28	Purge ATU entry
patu	ST 7C20	Purge the entire ATU
pbkpt	ST 7DC8	Force process breakpoint exception
pfork <i>effa</i> , Ak	ST 2300	Post a fork
pich	ST 7C30	Purge the Icache
plc.f VM, Sk	ST 7EE0	Load the number of zero's in VM into Sk
plc.t Sj, Sk	ST 4580	Count the number of ones in Sj
plc.t Vj, Vk	ST 6340	Population count of a vector
plc.t VM, Sk	ST 7EE8	Load the number of ones in VM into Sk
plc.t.f Vj, Vk	E0 6340	Population count of vector (!VM)
plc.t.t Vj, Vk	E1 6340	Population count of vector (VM)
plch	ST 7C38	Purge the Lcache
pop.l Sk	ST 7D38	Pop Sk <63..0> from the stack
pop.w Ak	ST 7D10	Pop word into address register
pop.w Sk	ST 7D30	Pop Sk <31..0> from the stack
popr Ak, <i>effa</i>	E0 0800	Pop resource/address register
pref	E0 7C90	Purge reference bits
prod.b Vk	ST 7EC0	Multiply reduce a vector of bytes
prod.b.f Vk	E0 7EC0	Multiply reduce byte vector (!VM)
prod.b.t Vk	E1 7EC0	Multiply reduce byte vector (VM)
prod.d Vk	ST 7E98	Multiply reduce a vector of double float
prod.d.f Vk	E0 7E98	Multiply reduce double vector (!VM)
prod.d.t Vk	E1 7E98	Multiply reduce double vector (VM)
prod.h Vk	ST 7EC8	Multiply reduce a vector of halfwords
prod.h.f Vk	E0 7EC8	Multiply reduce halfword vector (!VM)
prod.h.t Vk	E1 7EC8	Multiply reduce halfword vector (VM)

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
<i>prod.l Vk</i>	ST 7ED8	Multiply reduce a vector of longwords
<i>prod.l.f Vk</i>	E0 7ED8	Multiply reduce longword vector (!VM)
<i>prod.l.t Vk</i>	E1 7ED8	Multiply reduce longword vector (VM)
<i>prod.s Vk</i>	ST 7E90	Multiply reduce a vector of single float
<i>prod.s.f Vk</i>	E0 7E90	Multiply reduce single vector (!VM)
<i>prod.s.t Vk</i>	E1 7E90	Multiply reduce single vector (VM)
<i>prod.w Vk</i>	ST 7ED0	Multiply reduce a vector of words
<i>prod.w.f Vk</i>	E0 7ED0	Multiply reduce word vector (!VM)
<i>prod.w.t Vk</i>	E1 7ED0	Multiply reduce word vector (VM)
<i>psh.l Sk</i>	ST 7D28	Push Sk<63..0> onto the stack
<i>psh.w Ak</i>	ST 7D00	Push an address register
<i>psh.w Sk</i>	ST 7D20	Push Sk<31..0> onto the stack
<i>pshea effa</i>	ST 0D00	Push effective address
<i>pshr Ak, effa</i>	E0 0900	Push address register/resource
<i>put.l Sk, Ceffa</i>	E0 3600	Put scalar/communication
<i>put.w Ak, Ceffa</i>	E0 2E00	Put address/communication
<i>putr.l Sk, effa</i>	E0 2100	Put scalar/resource
<i>putr.w Ak, effa</i>	E0 2000	Put address/resource
<i>rcv.l Ceffa, Sk</i>	E0 3300	Receive communication/scalar
<i>rcv.w Ceffa, Ak</i>	E0 2B00	Receive communication/address
<i>rcvr.l effa, Sk</i>	E0 0E00	Receive scalar register/resource
<i>rcvr.w effa, Ak</i>	E0 0A00	Receive address register/resource
<i>rtn</i>	ST 7C90	Return from subroutine call
<i>rtnc</i>	ST 7CA8	Return from a context block
<i>rtnq</i>	ST 7C80	Pop the PC and jump
<i>shf #N, Ak</i>	ST 1380	Logical shift immediate

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
shf #n, Ak	ST 4440	Logical shift short immediate
shf #N, Sk	ST 1388	Shift scalar/immediate
shf Aj, Ak	ST 5040	Shift an address
shf Sj, Sk	ST 5140	Shift a scalar
shf Sj, Vk	ST 6300	Shift a vector accumulator
shf Vi, Sj, Vk	ST AE00	Shift a vector accumulator
shf Vi, Vj, Vk	ST A600	Shift vector/vector
shf.f Sj, Vk	E0 6300	Shift vector/scalar (!VM)
shf.f Vi, Sj, Vk	E0 AE00	Shift vector/scalar (!VM)
shf.f Vi, Vj, Vk	E0 A600	Shift vector/vector (!VM)
shf.t Sj, Vk	E1 6300	Shift vector/scalar (VM)
shf.t Vi, Sj, Vk	E1 AE00	Shift vector/scalar (VM)
shf.t Vi, Vj, Vk	E1 A600	Shift vector/vector (VM)
shf.w #N, Sk	ST 1980	Shift scalar word/immediate
shf.w Sj, Sk	E0 4440	Shift a scalar word
sin.d Sk	ST 7CC8	Sine of a double precision number
sin.s Sk	ST 7CC0	Sine of a single precision number
snd.l Sk, Ceffa	E0 3700	Send scalar/communication
snd.w Ak, Ceffa	E0 2F00	Send address/communication
sndr.l Sk, effa	E0 0D00	Send scalar register/resource
sndr.w Ak, effa	E0 0C00	Send address register/resource
spawn effa, Ak	E0 0500	Spawn a fork
sqrt.d Sk	ST 7DD8	Square root of a double float
sqrt.d Vj, Vk	E0 5D40	Square root double vector/vector
sqrt.d.f Vj, Vk	E0 5F40	Square root double (!VM)
sqrt.d.t Vj, Vk	E1 5F40	Square root double (VM)

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
<i>sqrt.s Sk</i>	ST 7DD0	Square root of a single float
<i>sqrt.s Vj, Vk</i>	E0 5D00	Square root single vector/vector
<i>sqrt.s.f Vj, Vk</i>	E0 5F00	Square root single (!VM)
<i>sqrt.s.t Vj, Vk</i>	E1 5F00	Square root single (VM)
<i>st.b Ak, effa</i>	ST 2C00	Store address register byte
<i>st.b Sk, effa</i>	ST 3400	Store scalar byte
<i>st.b Vk, effa</i>	ST 3C00	Store vector byte
<i>st.b.f Vk, effa</i>	E0 3C00	Store vector byte (!VM)
<i>st.b.t Vk, effa</i>	E1 3C00	Store vector byte (VM)
<i>st.d Sk, effa</i>	ST 3700	Store scalar double float
<i>st.d Vk, effa</i>	ST 3F00	Store vector double float
<i>st.d.f Vk, effa</i>	E0 3F00	Store vector double float (!VM)
<i>st.d.t Vk, effa</i>	E1 3F00	Store vector double float (VM)
<i>st.h Ak, effa</i>	ST 2D00	Store address register halfword
<i>st.h Sk, effa</i>	ST 3500	Store scalar halfword
<i>st.h Vk, effa</i>	ST 3D00	Store vector halfword
<i>st.h.f Vk, effa</i>	E0 3D00	Store vector halfword (!VM)
<i>st.h.t Vk, effa</i>	E1 3D00	Store vector halfword (VM)
<i>st.l Sk, effa</i>	ST 3700	Store scalar longword
<i>st.l Vk, effa</i>	ST 3F00	Store vector longword
<i>st.l VLS, effa</i>	ST 0E00	Store VS and VL to memory
<i>st.l.f Vk, effa</i>	E0 3F00	Store vector longword (!VM)
<i>st.l.t Vk, effa</i>	E1 3F00	Store vector longword (VM)
<i>st.s Sk, effa</i>	ST 3600	Store scalar single float
<i>st.s Vk, effa</i>	ST 3E00	Store vector single float
<i>st.s.f Vk, effa</i>	E0 3E00	Store vector single float (!VM)

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
<i>st.s.t V<sub>k</sub>, effa</i>	E1 3E00	Store vector single float (VM)
<i>st.w A<sub>k</sub>, effa</i>	ST 2E00	Store address register word
<i>st.w S<sub>k</sub>, effa</i>	ST 3600	Store scalar word
<i>st.w V<sub>k</sub>, effa</i>	ST 3E00	Store vector word
<i>st.w.f V<sub>k</sub>, effa</i>	E0 3E00	Store vector word (!VM)
<i>st.w.t V<sub>k</sub>, effa</i>	E1 3E00	Store vector word (VM)
<i>st.x VM, effa</i>	ST 0F00	Store VM into memory
<i>stcmr A<sub>k</sub>, effa</i>	E0 0700	Store communication registers
<i>ste.b S<sub>k</sub>, effa</i>	ST 2400	Store an extended scalar byte
<i>ste.b.f S<sub>k</sub>, effa</i>	E0 2400	Store extended scalar byte (!VM)
<i>ste.b.t S<sub>k</sub>, effa</i>	E1 2400	Store extended scalar byte (VM)
<i>ste.d S<sub>k</sub>, effa</i>	ST 2700	Store an extended scalar double float
<i>ste.d.f S<sub>k</sub>, effa</i>	E0 2700	Store extended scalar double (!VM)
<i>ste.d.t S<sub>k</sub>, effa</i>	E1 2700	Store extended scalar double (VM)
<i>ste.h S<sub>k</sub>, effa</i>	ST 2500	Store an extended scalar halfword
<i>ste.h.f S<sub>k</sub>, effa</i>	E0 2500	Store extended scalar halfword (!VM)
<i>ste.h.t S<sub>k</sub>, effa</i>	E1 2500	Store extended scalar halfword (VM)
<i>ste.l S<sub>k</sub>, effa</i>	ST 2700	Store an extended scalar longword
<i>ste.l.f S<sub>k</sub>, effa</i>	E0 2700	Store extended scalar longword (!VM)
<i>ste.l.t S<sub>k</sub>, effa</i>	E1 2700	Store extended scalar longword (VM)
<i>ste.s S<sub>k</sub>, effa</i>	ST 2600	Store an extended scalar single float
<i>ste.s.f S<sub>k</sub>, effa</i>	E0 2600	Store extended scalar single (!VM)
<i>ste.s.t S<sub>k</sub>, effa</i>	E1 2600	Store extended scalar single (VM)
<i>ste.w S<sub>k</sub>, effa</i>	ST 2600	Store an extended scalar word
<i>ste.w.f S<sub>k</sub>, effa</i>	E0 2600	Store extended scalar word (!VM)
<i>ste.w.t S<sub>k</sub>, effa</i>	E1 2600	Store extended scalar word (VM)

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
stvi.b Sk, Vj	ST 7B00	Scalar index store vector byte
stvi.b Vk, Vj	ST 7A00	Index store vector byte
stvi.b.f Sk, Vj	E0 7B00	Scalar index store vector byte (!VM)
stvi.b.f Vk, Vj	E0 7A00	Index store vector byte (!VM)
stvi.b.t Sk, Vj	E1 7B00	Scalar index store vector byte (VM)
stvi.b.t Vk, Vj	E1 7A00	Index store vector byte (VM)
stvi.d Sk, Vj	ST 7BC0	Scalar index store vector double float
stvi.d Vk, Vj	ST 7AC0	Index store vector double
stvi.d.f Sk, Vj	E0 7BC0	Scalar index store vector double (!VM)
stvi.d.f Vk, Vj	E0 7AC0	Index store vector double (!VM)
stvi.d.t Sk, Vj	E1 7BC0	Scalar index store vector double (VM)
stvi.d.t Vk, Vj	E1 7AC0	Index store vector double (VM)
stvi.h Sk, Vj	ST 7B40	Scalar index store vector halfword
stvi.h Vk, Vj	ST 7A40	Index store vector halfword
stvi.h.f Sk, Vj	E0 7B40	Scalar index store vector half (!VM)
stvi.h.f Vk, Vj	E0 7A40	Index store vector halfword (!VM)
stvi.h.t Sk, Vj	E1 7B40	Scalar index store vector half (VM)
stvi.h.t Vk, Vj	E1 7A40	Index store vector halfword (VM)
stvi.l Sk, Vj	ST 7BC0	Scalar index store vector longword
stvi.l Vk, Vj	ST 7AC0	Index store vector longword
stvi.l.f Sk, Vj	E0 7BC0	Scalar index store vector long (!VM)
stvi.l.f Vk, Vj	E0 7AC0	Index store vector longword (!VM)
stvi.l.t Sk, Vj	E1 7BC0	Scalar index store vector long (VM)
stvi.l.t Vk, Vj	E1 7AC0	Index store vector longword (VM)
stvi.s Sk, Vj	ST 7B80	Scalar index store vector single float
stvi.s Vk, Vj	ST 7A80	Index store vector single

**Table 18 (continued)**

Instructions sorted by mnemonic

Instruction mnemonic	Op code (Hex)	Instruction description
stvi.s.f Sk, Vj	E0 7B80	Scalar index store vector single (!VM)
stvi.s.f Vk, Vj	E0 7A80	Index store vector single (!VM)
stvi.s.t Sk, Vj	E1 7B80	Scalar index store vector single (VM)
stvi.s.t Vk, Vj	E1 7A80	Index store vector single (VM)
stvi.w Sk, Vj	ST 7B80	Scalar index store vector word
stvi.w Vk, Vj	ST 7A80	Index store vector word
stvi.w.f Sk, Vj	E0 7B80	Scalar index store vector word (!VM)
stvi.w.f Vk, Vj	E0 7A80	Index store vector word (!VM)
stvi.w.t Sk, Vj	E1 7B80	Scalar index store vector word (VM)
stvi.w.t Vk, Vj	E1 7A80	Index store vector word (VM)
sub.b Sj, Sk	ST 5B00	Subtract scalar/scalar integer byte
sub.b Vi, Sj, Vk	ST D800	Subtract vector/scalar integer byte
sub.b Vi, Vj, Vk	ST D000	Subtract vector/vector integer byte
sub.b.f Vi, Sj, Vk	E0 D800	Subtract vector/scalar byte (!VM)
sub.b.f Vi, Vj, Vk	E0 D000	Subtract byte vectors (!VM)
sub.b.t Vi, Sj, Vk	E1 D800	Subtract vector/scalar byte (VM)
sub.b.t Vi, Vj, Vk	E1 D000	Subtract byte vectors (VM)
sub.d Si, Vj, Vk	E0 8200	Subtract scalar/vector double float
sub.d Sj, Sk	ST 55C0	Subtract scalar/scalar double float
sub.d Vi, Sj, Vk	ST BE00	Subtract vector/scalar double float
sub.d Vi, Vj, Vk	ST B600	Subtract vector/vector double float
sub.d.f Si, Vj, Vk	E0 8A00	Subtract scalar/vector double (!VM)
sub.d.f Vi, Sj, Vk	E0 BE00	Subtract vector/scalar double (!VM)
sub.d.f Vi, Vj, Vk	E0 B600	Subtract double vectors (!VM)
sub.d.t Si, Vj, Vk	E1 8A00	Subtract scalar/vector double (VM)
sub.d.t Vi, Sj, Vk	E1 BE00	Subtract vector/scalar double (VM)

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
sub.d.t Vi, Vj, Vk	E1 B600	Subtract double vectors (VM)
sub.h #N, Ak	ST 1500	Subtract immediate address halfword
sub.h #n, Ak	ST 5A80	Subtract short immediate address halfword
sub.h #N, Sk	ST 1508	Subtract scalar/immediate integer halfword
sub.h Aj, Ak	ST 5A00	Subtract address register halfword
sub.h Sj, Sk	ST 5B40	Subtract scalar/scalar integer halfword
sub.h Vi, Sj, Vk	ST DA00	Subtract vector/scalar integer halfword
sub.h Vi, Vj, Vk	ST D200	Subtract vector/vector integer halfword
sub.h.f Vi, Sj, Vk	E0 DA00	Subtract vector/scalar halfword (!VM)
sub.h.f Vi, Vj, Vk	E0 D200	Subtract halfword vectors (!VM)
sub.h.t Vi, Sj, Vk	E1 DA00	Subtract vector/scalar halfword (VM)
sub.h.t Vi, Vj, Vk	E1 D200	Subtract halfword vectors (VM)
sub.l Sj, Sk	ST 5BC0	Subtract scalar/scalar integer longword
sub.l Vi, Sj, Vk	ST DE00	Subtract vector/scalar integer longword
sub.l Vi, Vj, Vk	ST D600	Subtract vector/vector integer longword
sub.l.f Vi, Sj, Vk	E0 DE00	Subtract vector/scalar longword (!VM)
sub.l.f Vi, Vj, Vk	E0 D600	Subtract longword vectors (!VM)
sub.l.t Vi, Sj, Vk	E1 DE00	Subtract vector/scalar longword (VM)
sub.l.t Vi, Vj, Vk	E1 D600	Subtract longword vectors (VM)
sub.s #N, Sk	ST 1888	Subtract scalar/immediate single float
sub.s Si, Vj, Vk	E0 8000	Subtract scalar/vector single float
sub.s Sj, Sk	ST 5580	Subtract scalar/scalar single float
sub.s Vi, Sj, Vk	ST BC00	Subtract vector/scalar single float
sub.s Vi, Vj, Vk	ST B400	Subtract vector/vector single float
sub.s.f Si, Vj, Vk	E0 8800	Subtract scalar/vector single (!VM)
sub.s.f Vi, Sj, Vk	E0 BC00	Subtract vector/scalar single (!VM)

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
sub.s.f Vi, Vj, Vk	E0 B400	Subtract single vectors (!VM)
sub.s.t Si, Vj, Vk	E1 8800	Subtract scalar/vector single (VM)
sub.s.t Vi, Sj, Vk	E1 BC00	Subtract vector/scalar single (VM)
sub.s.t Vi, Vj, Vk	E1 B400	Subtract single vectors (VM)
sub.w #N, Ak	ST 1580	Subtract immediate address word
sub.w #n, Ak	ST 5AC0	Subtract short immediate address word
sub.w #N, Sk	ST 1588	Subtract scalar/immediate integer word
sub.w Aj, Ak	ST 5A40	Subtract address register word
sub.w Sj, Sk	ST 5B80	Subtract scalar/scalar integer word
sub.w Vi, Sj, Vk	ST DC00	Subtract vector/scalar integer word
sub.w Vi, Vj, Vk	ST D400	Subtract vector/vector integer word
sub.w.f Vi, Sj, Vk	E0 DC00	Subtract vector/scalar word (!VM)
sub.w.f Vi, Vj, Vk	E0 D400	Subtract word vectors (!VM)
sub.w.t Vi, Sj, Vk	E1 DC00	Subtract vector/scalar word (VM)
sub.w.t Vi, Vj, Vk	E1 D400	Subtract word vectors (VM)
sum.b Vk	ST 7E00	Sum a vector of bytes
sum.b.f Vk	E0 7E00	Sum a vector of bytes (!VM)
sum.b.t Vk	E1 7E00	Sum a vector of bytes (VM)
sum.d Vk	ST 7E88	Sum a vector of double float
sum.d.f Vk	E0 7E88	Sum a vector of double (!VM)
sum.d.t Vk	E1 7E88	Sum a vector of double (VM)
sum.h Vk	ST 7E08	Sum a vector of halfwords
sum.h.f Vk	E0 7E08	Sum a vector of halfwords (!VM)
sum.h.t Vk	E1 7E08	Sum a vector of halfwords (VM)
sum.l Vk	ST 7E18	Sum a vector of longwords
sum.l.f Vk	E0 7E18	Sum a vector of longwords (!VM)

**Table 18 (continued)**  
**Instructions sorted by mnemonic**

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
sum.l.t V <sub>k</sub>	E1 7E18	Sum a vector of longwords (VM)
sum.s V <sub>k</sub>	ST 7E80	Sum a vector of single float
sum.s.f V <sub>k</sub>	E0 7E80	Sum a vector of single (!VM)
sum.s.t V <sub>k</sub>	E1 7E80	Sum a vector of single (VM)
sum.w V <sub>k</sub>	ST 7E10	Sum a vector of words
sum.w.f V <sub>k</sub>	E0 7E10	Sum a vector of words (!VM)
sum.w.t V <sub>k</sub>	E1 7E10	Sum a vector of words (VM)
sysc #r, #g	ST 1080	Perform a system call
tac <i>effa</i>	ST 0800	Test and clear a byte in memory
tas <i>effa</i>	ST 0C00	Test and set a memory byte
trap #rm, #b	ST 1A00	Force a trap system exception
tst <i>Ceffa</i>	E0 0100	Test communication register lock bit
tstv <sub>v</sub>	ST 7D78	Test value of vector valid flag
tzc S <sub>j</sub> , S <sub>k</sub>	ST 45C0	Count of trailing zeros in S <sub>j</sub>
tzc V <sub>j</sub> , V <sub>k</sub>	ST 6200	Trailing zero count vector
tzc.f V <sub>j</sub> , V <sub>k</sub>	E0 6200	Trailing zero count vector (!VM)
tzc.t V <sub>j</sub> , V <sub>k</sub>	E1 6200	Trailing zero count vector (VM)
ulk <i>Ceffa</i>	E0 0300	Unlock communication register
wfork	ST 7C98	Wait for a fork
xmti S <sub>k</sub>	ST 7D68	Transmit interrupt
xor #N, A <sub>k</sub>	ST 1300	Exclusive OR immediate to address register
xor #N, S <sub>k</sub>	ST 1308	Exclusive OR scalar/immediate
xor A <sub>j</sub> , A <sub>k</sub>	ST 5280	Exclusive OR address register
xor S <sub>j</sub> , S <sub>k</sub>	ST 5380	Exclusive OR scalar/scalar
xor V <sub>i</sub> , S <sub>j</sub> , V <sub>k</sub>	ST AC00	Exclusive OR vector/scalar
xor V <sub>i</sub> , V <sub>j</sub> , V <sub>k</sub>	ST A400	Exclusive OR two vectors

**Table 18 (continued)**

Instructions sorted by mnemonic

<b>Instruction mnemonic</b>	<b>Op code (Hex)</b>	<b>Instruction description</b>
xor.f Vi, Sj, Vk	E0 AC00	Exclusive OR vector/scalar (!VM)
xor.f Vi, Vj, Vk	E0 A400	Exclusive OR two vectors (!VM)
xor.t Vi, Sj, Vk	E1 AC00	Exclusive OR vector/scalar (VM)
xor.t Vi, Vj, Vk	E1 A400	Exclusive OR two vectors (VM)
xpnd.f Vj, Vk	E0 6280	Expand a vector (!VM)
xpnd.t Vj, Vk	E1 6280	Expand a vector (VM)

---

# Index

---

## Symbols

#n

See short immediate

See two's complement signed immediate

@ field

op code 10

---

## A

A

See address registers

A register class 8-9

abbreviations

data representations xxiv

instruction types xxiv

access

combinations 33

examples 34

speeds 34

accumulator

vector, topology 32

address

building effective 9

communication register effective xxiv

effective xxiv

address compares

signed 14

address field 11

address registers 13, 38

comparisons 14

for call, save, and return 72

instructions for 13-15

vs. vector/scalar registers 28

Ak field 9, 11

addresses, I/O

hexadecimal notations for xxiii

addresses, memory

hexadecimal notations for xxiii

addressing modes 8

indirection 5

referencing memory 9

referencing memory, format 8, 10

Aj field

address registers 10

op code 10

Ak field

See address registers

angle brackets (< >)

used for ASCII characters xix

architecture

vector accumulator topology not part of 32

argument pointer

subroutine invocation 73

arithmetic operator

addition (+) 82

assignment (=) 82

division (/) 82

multiplication (\*) 82

replacement addition (+=) 82

replacement subtraction (-=) 82

subtraction (-) 82

arithmetic units

functional unit reservations 30

grouping for C100 Series CPUs 31

grouping for multiprocessing C Series CPUs 31

arrays

in vector accumulators 32

assembly language

syntax xxiv

associated documents xxvii

---

## B

b

See byte

BE

See broadcast enable register

bit

clear defined xxii

defined xxii

set defined xxii

bit fields

specifying xxiii

bit numbering

defined xxii

bitwise logical operator

bitwise AND (&) 83-84

bitwise AND (&=) 83

bitwise concatenation (::) 84

bitwise exclusive OR (^) 83-84

bitwise exclusive OR (^=) 84

bitwise inclusive OR (|) 83-84

bitwise inclusive OR (|=) 84

bitwise left shift (<) 84

bitwise negation (one's complement) 83

bitwise right shift (>) 84

bkpt 71

bold monospace type

used in describing user response xix

br 71

braces ({} )

used in describing commands xx

---

- branch-on-carry
  - after compare 14
  - after scalar compare 19
- branches 71
  - and vector compare operations 38
- breakpoints 71
- broadcast enable register
  - notation (BE) xxv
- byte
  - data representation xxiv
  - defined xxii
- byte numbering
  - defined xxii
- byte order
  - longword xxii

## C

- c(*Ceffa*)
  - communication registers xxv
- C1 array accesses
  - combinations 33
- C100 arithmetic units
  - grouping 31
- C120 array accesses
  - combinations 33
- call 72
  - quick 72
  - return 72
- callq 72
- calls 72
- Canada
  - telephone number for reporting problems xxviii
- carry bit 14
  - processor status word flag 19
- cautions
  - format xxvi
  - when to use xxvi
- Ceffa*
  - See communication register effective address
- chaining 29
- CIR
  - See communication index register
- command
  - add. {b|h|w|l|s|d} Sj, Sk 98
  - add. {b|h|w|l|s|d} Vi, Sj, Vk 100
  - add. {b|h|w|l|s|d} Vi, Vj, Vk 103
  - add. {b|h|w|l|s|d}. {t|f} Vi, Sj, Vk 101
  - add. {b|h|w|l|s|d}. {t|f} Vi, Vj, Vk 104
  - add. {h|w|s} #N, Sk 96
  - add. {h|w} #{n|N}, Ak 95
  - add. {h|w} Aj, Ak 97
  - add. w Sj, Ak 99
  - all {Vk|Sk} 106
  - all. {t|f} {Vk|Sk} 107
  - and #N, Ak 109
  - and #N, Sk 110
  - and Aj, Ak 111
  - and Sj, Sk 112

- and Vi, Sj, Vk 113
- and Vi, Vj, Vk 115
- and. {t|f} Vi, Sj, Vk 114
- and. {t|f} Vi, Vj, Vk 116
- any {Vk|Sk} 117
- any. {t|f} {Vk|Sk} 118
- atan. {s|d} Sk 120
- bkpt 121
- br 122
- call *effa* 124
- callq *effa* 126
- calls *effa* 127
- casr 129
- cfork 131
- cos. {s|d} Sk 132
- cprs. {t|f} Vj, Vk 133
- ctrsg 134
- cvt Aj, Ak 135
- cvt Sj, Sk 136
- cvt Vj, Vk 138
- cvt. {t|f} Vj, Vk 140
- diag Ak 143
- div. {b|h|w|l|s|d} Sj, Sk 150
- div. {b|h|w|l|s|d} Vi, Sj, Vk 154
- div. {b|h|w|l|s|d} Vi, Vj, Vk 158
- div. {b|h|w|l|s|d}. {t|f} Vi, Sj, Vk 156
- div. {b|h|w|l|s|d}. {t|f} Vi, Vj, Vk 160
- div. {h|w|s} #N, Sk 148
- div. {h|w} #{n|N}, Ak 146
- div. {h|w} Aj, Ak 149
- div. {s|d} Si, Vj, Vk 151
- div. {s|d}. {t|f} Si, Vj, Vk 152
- dsi 162
- enag Sj, Sk 164
- enal Sj, Sk 165
- eni 166
- eni\_idle Sk 167
- eni\_rtn 168
- exit 169
- exp. {s|d} Sk 170
- frint. {s|d} Sj, Sk 171
- frint. {s|d} Vj, Vk 172
- frint. {s|d}. {t|f} Vj, Vk 173
- get.l *Ceffa*, Sk 176
- get.w *Ceffa*, Ak 175
- getr.l *effa*, Sk 179
- getr.w *effa*, Ak 177
- halt #N, Ak 181
- idle Sk 182
- inc.l *effa*, Sk 186
- inc.w *Ceffa*, Ak 184
- incr.l *effa*, Sk 190
- incr.w *effa*, Ak 188
- jmp *effa* 192
- join 193
- lck *Ceffa* 195
- {le|lt|eq}. {b|h|w|l|s|d} Sj, Sk 229
- {le|lt|eq}. {b|h|w|l|s|d} Sj, Vk 231
- {le|lt|eq}. {b|h|w|l|s|d} Vj, Vk 236
- {le|lt|eq}. {b|h|w|l|s|d}. {t|f} Sj, Vk 233

{le|lt|eq}.{b|h|w|l|s|d}.{t|f} Vj,Vk 238  
 {le|lt|eq}.{h|w|s} #N,Sk 225  
 {le|lt|eq}.{h|w}#{n|N},Ak 223  
 {le|lt|eq}.{h|w} Aj,Ak 227  
 {le|lt}u.{b|h|w|l} Sj,Sk 247  
 {le|lt}u.{h|w}#{n|N},Ak 241  
 {le|lt}u.{h|w} #N,Sk 243  
 {le|lt}u.{h|w} Aj,Ak 245  
 ld.{b|h|w|l|s|d} *effa*,Sk 202  
 ld.{b|h|w|l|s|d} *effa*,Vk 203  
 ld.{b|h|w|l|s|d}.{t|f} *effa*,Vk 204  
 ld.{b|h|w} *effa*,Ak 201  
 ld.{h|w}#{n|N},Ak 196  
 ld.{w|s|l|c|u|du|dl|lu|ll} #N,Sk 197  
 ld.l *effa*,VLS 206  
 ld.w #N,VL 199  
 ld.w #N,VS 200  
 ld.x *effa*,VM 207  
 ldb.{b|h|w|l|s|d} *effa*,Sk 208  
 ldcmr *effa*,Ak 210  
 ldea *effa*,Ak 212  
 ldea *effa*,Sk 213  
 ldkdr Ak 214  
 ldpa Aj,Ak 215  
 ldsdr Ak 219  
 ldvi.{b|h|w|l|s|d} Vj,Vk 220  
 ldvi.{b|h|w|l|s|d}.{t|f} Vj,Vk 221  
 ln.{s|d} Sk 249  
 lop Sj,Sk 250  
 lop Vj,Vk 251  
 lop.{t|f} Vj,Vk 252  
 mask.{t|f} Vi,Sj,Vk 255  
 mask.t Vi,Vj,Vk 254  
 mat.l Sk, *Ceffa* 257  
 mat.w Ak, *Ceffa* 256  
 matr.l Sk, *effa* 260  
 matr.w Ak, *effa* 258  
 max.{b|h|w|l|s|d} {Vk|Sk} 262  
 max.{b|h|w|l|s|d}.{t|f} {Vk|Sk} 263  
 merg.{t|f} Vi,Sj,Vk 265  
 merg.t Vi,Vj,Vk 267  
 min.{b|h|w|l|s|d} {Vk|Sk} 268  
 min.{b|h|w|l|s|d}.{t|f} {Vk|Sk} 269  
 mov Aj,Ak 271  
 mov Aj,Sk 273  
 mov Ak,PSW 272  
 mov Ak,VL 274  
 mov Ak,VS 275  
 mov BE(Sj),Sk 276  
 mov CIR,Sk 277  
 mov CPUID,Sk 278  
 mov ICR,Sk 279  
 mov ITR,Sk 280  
 mov PC,Ak 281  
 mov PSW,Ak 282  
 mov Si,Sj,Vk 295  
 mov Sj,Ak 284  
 mov Sj,Sk,VM 290  
 mov Sj,VM,Sk 297  
 mov Sk,BE(Sj) 285  
 mov Sk,CIR 286  
 mov Sk,ICR 287  
 mov Sk,ITR 288  
 mov Sk,ITSR 289  
 mov Sk,TCPU 291  
 mov Sk,TID 292  
 mov Sk,TOC 293  
 mov Sk,TTR 294  
 mov Sk,VML 298  
 mov Sk,VMU 299  
 mov Sk,VV 301  
 mov TCPU,Sk 302  
 mov TID,Sk 303  
 mov TOC,Sk 304  
 mov TTR,Sk 305  
 mov Vi,Sj,Sk 310  
 mov VL,Ak 306  
 mov VML,Sk 308  
 mov VMU,Sk 309  
 mov VS,Ak 311  
 mov.{w|l|s|d} Sj,Sk 283  
 mov.w Sk,VL 296  
 mov.w Sk,VS 300  
 mov.w VL,Sk 307  
 mov.w VS,Sk 312  
 mski Sk 313  
 msync 314  
 mul.{b|h|w|l|s|d} Sj,Sk 318  
 mul.{b|h|w|l|s|d} Vi,Sj,Vk 319  
 mul.{b|h|w|l|s|d} Vi,Vj,Vk 322  
 mul.{b|h|w|l|s|d}.{t|f} Vi,Sj,Vk 320  
 mul.{b|h|w|l|s|d}.{t|f} Vi,Vj,Vk 323  
 mul.{h|w|s} #N,Sk 316  
 mul.{h|w}#{n|N},Ak 315  
 mul.{h|w} Aj,Ak 317  
 neg.{b|h|w|l|s|d} Sj,Sk 326  
 neg.{b|h|w|l|s|d} Vj,Vk 327  
 neg.{b|h|w|l|s|d}.{t|f} Vj,Vk 328  
 neg.{h|w} Aj,Ak 325  
 nop 330  
 not Aj,Ak 331  
 not Sj,Sk 332  
 not Vj,Vk 333  
 not.{t|f} Vj,Vk 334  
 or #N,Ak 335  
 or #N,Sk 336  
 or Aj,Ak 337  
 or Sj,Sk 338  
 or Vi,Sj,Vk 339  
 or Vi,Vj,Vk 341  
 or.{t|f} Vi,Sj,Vk 340  
 or.{t|f} Vi,Vj,Vk 342  
 parity {Vk|Sk} 343  
 parity.{t|f} {Vk|Sk} 344  
 pate Ak 346  
 patu 347  
 pbkpt 348  
 pfork *effa*,Ak 350  
 pich 352  
 plc.{t|f} VM,Sk 357

plc.t Sj,Sk 353  
 plc.t Vj,Vk 354  
 plc.t.{t|f} Vj,Vk 355  
 plch 358  
 pmod 359  
 pop.{w|l} Sk 361  
 pop.w Ak 360  
 popr *effa*,Ak 362  
 pref 364  
 prod.{b|h|w|l|s|d} {Vk|Sk} 365  
 prod.{b|h|w|l|s|d} .{t|f} {Vk|Sk} 367  
 psh.{w|l} Sk 370  
 psh.w Ak 369  
 pshea *effa* 371  
 pshr Ak, *effa* 372  
 put.l Sk, *Ceffa* 375  
 put.w Ak, *Ceffa* 374  
 putr.l Sk, *effa* 378  
 putr.w Ak, *effa* 376  
 rcv.l *Ceffa*,Sk 382  
 rcv.w *Ceffa*,Ak 380  
 rcvr.l *effa*,Sk 386  
 rcvr.w *effa*,Ak 384  
 rtn 388  
 rtnc 390  
 rtnq 392  
 shf#{n|N},Ak 393  
 shf#N,Sk 394  
 shf Aj,Ak 396  
 shf Sj,Sk 397  
 shf Sj,Vk 399  
 shf Vi,Sj,Vk 402  
 shf Vi,Vj,Vk 405  
 shf.{t|f} Sj,Vk 400  
 shf.{t|f} Vi,Sj,Vk 403  
 shf.{t|f} Vi,Vj,Vk 406  
 shf.w#N,Sk 395  
 shf.w Sj,Sk 398  
 sin.{s|d} Sk 408  
 snd.l Sk, *Ceffa* 411  
 snd.w Ak, *Ceffa* 409  
 sndr.l Sk, *effa* 415  
 sndr.w Ak, *effa* 413  
 spawn *effa*,Ak 417  
 sqrt.{s|d} Sk 419  
 sqrt.{s|d} Vj,Vk 420  
 sqrt.{s|d} .{t|f} Vj,Vk 422  
 st.{b|h|w|l|s|d} Sk, *effa* 425  
 st.{b|h|w|l|s|d} Vk, *effa* 426  
 st.{b|h|w|l|s|d} .{t|f} Vk, *effa* 427  
 st.{b|h|w} Ak, *effa* 424  
 st.l VLS, *effa* 429  
 st.x VM, *effa* 430  
 stcmr Ak, *effa* 431  
 ste.{b|h|w|l|s|d} Sk, *effa* 433  
 ste.{b|h|w|l|s|d} .{t|f} Sk, *effa* 435  
 stvi.{b|h|w|l|s|d} Sk,Vj 437  
 stvi.{b|h|w|l|s|d} Vk,Vj 440  
 stvi.{b|h|w|l|s|d} .{t|f} Sk,Vj 438  
 stvi.{b|h|w|l|s|d} .{t|f} Vk,Vj 441  
 sub.{b|h|w|l|s|d} Sj,Sk 446  
 sub.{b|h|w|l|s|d} Vi,Sj,Vk 450  
 sub.{b|h|w|l|s|d} Vi,Vj,Vk 453  
 sub.{b|h|w|l|s|d} .{t|f} Vi,Sj,Vk 451  
 sub.{b|h|w|l|s|d} .{t|f} Vi,Vj,Vk 454  
 sub.{h|w|s} #N,Sk 444  
 sub.{h|w} #n|N},Ak 443  
 sub.{h|w} Aj,Ak 445  
 sub.{s|d} Si,Vj,Vk 447  
 sub.{s|d} .{t|f} Si,Vj,Vk 448  
 sum.{b|h|w|l|s|d} {Vk|Sk} 456  
 sum.{b|h|w|l|s|d} .{t|f} {Vk|Sk} 458  
 sysc#r,#g 460  
 tac *effa* 462  
 tas *effa* 463  
 trap#rm,#b 464  
 tst *Ceffa* 466  
 tstvv 467  
 tzc Sj,Sk 468  
 tzc Vj,Vk 469  
 tzc.{t|f} Vj,Vk 470  
 ulk *Ceffa* 472  
 wfork 473  
 xmti Sk 475  
 xor#N,Ak 476  
 xor#N,Sk 477  
 xor Aj,Ak 478  
 xor Sj,Sk 479  
 xor Vi,Sj,Vk 480 xor Vi,Vj,Vk 482  
 xor.{t|f} Vi,Sj,Vk 481  
 xor.{t|f} Vi,Vj,Vk 483  
 xpnd.{t|f} Vj,Vk 484  
 commands  
   syntax conventionst xxi  
   communication index register  
     notation (CIR) xxv  
   communication register (c(*Ceffa*)) xxv  
   communication register effective address (*Ceffa*) xxiv  
   communication register lock bit (L(*Ceffa*)) xxv  
   communication registers 13  
     instruction set 69  
     instructions for 13  
 compare 38  
   address 14  
   complementary relations 14, 20  
   scalar 19  
   scalar/immediate 19  
   scalar/immediate, signed 19  
   scalar/immediate, unsigned 19  
   scalar/scalar 19  
   scalar/scalar, signed 19  
   scalar/scalar, unsigned 19  
   scalars 19  
   vector for multiprocessing C Series 38  
 comparisons  
   under mask for multiprocessing C Series 39  
   VM register, for multiprocessing C Series 39  
 compress 38  
   example 42  
   instructions listed 41

conditional statement  
  angle brackets (<>) 86  
  if 86  
  illustrated 86  
CONVEX Architecture Reference Manual (C Series) xxvii  
CONVEX Assembly Language User's Guide xxvii  
CONVEX Compiler Utilities User's Guide xxvii  
CONVEX Guide to Writing Device Drivers xxvii  
CONVEX SPU UNIX Utilities Manual xxvii  
CONVEX System Manager's Guide xxvii  
CPU control  
  instructions for 13  
CPU control/communication instruction set 69, 75  
  listed 69, 75  
CPU identification register  
  notation (CPUID) xxv  
CPUID  
  *See* CPU identification register

---

## D

d  
  *See* double-precision, floating point  
data loss  
  cautions against xxvi  
data representations  
  abbreviations for xxiv  
diag Ak instruction 76  
disable interrupts, status instruction 76  
displacement field 11  
documents  
  how to order xxviii  
double precision  
  defined xxii  
double-precision, floating point  
  data representation (d) xxiv  
dsi instruction 76

---

## E

effa  
  *See* effective address  
effective address  
  building 9  
  jump instructions 71  
  idea 73  
  effa) xxiv  
ellipses, horizontal  
  used in describing commands xx  
ellipses, vertical  
  used in describing commands xx  
enable interrupts, status instruction 76  
eni instruction 76  
enter  
  used in describing commands xx  
exceptions, in chaining 29  
exceptions, in scalar arithmetic

  processor status word flag 19  
execute diagnostic microcode, status instruction 76  
expand  
  example 42  
  instructions listed 41  
exponent overflow  
  processor status word flag 19  
exponent underflow  
  processor status word flag 19  
extended  
  data representation xxiv  
extended op codes  
  for multiprocessing C Series 7  
  for operation under mask (multiprocessing C Series) 7

---

## F

f  
  *See* false  
false  
  notation for operation under mask xxiv  
floating divide-by-zero bit  
  processor status word flag 19  
FORTRAN  
  max and min intrinsics 36  
frame length bit  
  call 72  
functional unit reservation 30  
  example 30  
functional unit reservations  
  arithmetic units 30

---

## G

G  
  abbreviation for giga xxiii  
gather  
  vector load and store 35  
get Ring 4 Timer, status instruction 76  
getr4t Sk instruction 76  
giga  
  G abbreviation for xxiii  
grouping structure  
  square brackets ([ ]) 85, 87  
  angle brackets (<>) 85  
  close brace (}) 85  
  open brace ({) 85

---

## H

h  
  *See* halfword  
halfword  
  data representation xxiv  
  defined xxii  
halfword instruction lengths 6

---

halt # N, Ak instruction 76  
halt, status instruction 76  
hexadecimal notations xxiii  
Huffman's encoding  
instruction format 6

used in describing commands xix  
used in text xix  
ITR  
See interval timer register  
See interval timer scalar register

---

**I**  
ICR  
See interrupt control register  
identity operand  
vector reduction operations 36  
increment and decrement operator  
decrement index value (—) 85  
increment index value (++) 85  
index  
with load and store 35  
indexing 5  
indirect word  
byte pointer 5  
format 5  
indirection 5  
notation (@) 10  
injuries  
warnings against xxvi  
instruction  
C100 Series CPUs xxiii  
multiprocessing C Series CPUs xxiii  
defined 6, xxii–xxiii  
instruction format  
Huffman's encoding 6  
instruction formats 6  
instruction page layout 79  
sample 79–80  
instruction set 6  
assembly language 79  
notations xxv  
overview 13  
scalar registers 19  
syntax xxiv  
instruction types  
abbreviations for xxiv  
instructions  
formats 6  
integer divide by zero  
processor status word flag 19  
integer overflow  
processor status word flag 19  
interrupt control register  
notation (ICR) xxv  
interval timer register  
notation (ITR) xxv  
interval timer scalar register  
notation (ITR) xxv  
intrinsic instructions  
for multiprocessing C Series CPUs 78  
intrinsic  
instructions for 13  
italicized words

---

**J**  
jump 71  
jumps 71

---

**K**  
k  
abbreviation for kilo xxiii  
kernel  
operating system 76  
kilo  
k abbreviation for xxiii

---

**L**  
l  
See length bit  
See longword  
L(Ceffa)  
communication register lock bit xxv  
Idea  
effective address 73  
subroutine invocation 73  
ldkdr instruction 76  
ldsdr instruction 76  
length bit 10  
load kernel SDRs  
status instruction 76  
load process SDRs  
status instruction 76  
lock bit  
communication registers xxv  
logical operator  
logical AND (&&) 83  
logical NOT (!) 83  
logical OR (| |) 83  
longword  
data representation xxiv  
defined xxii  
looping structure  
for (conditional) 87  
for (unconditional) 86  
illustrated 86

---

## M

M  
M abbreviation for mega xxiii  
mask interrupt, status instruction 76  
mask polarity 7  
masks 38  
  example 42  
  instructions listed 41  
mega  
  M abbreviation for xxiii  
memory  
  referencing 9  
  referencing, instruction format 8, 10  
memory, physical  
  defined xxiii  
memory, virtual  
  defined xxiii  
memory-reference  
  instruction format 9  
merge 38  
  example 42  
  instructions listed 41  
metalanguage  
  instruction page layout 79-80  
monospace type  
  representing computer output xix  
  used in describing commands xix  
mov ITR, Sk instruction 76  
mov Sk, ITR instruction 76  
mov Sk, ITR instruction 76  
mov Sk, VV instruction 76  
mov TOC, Sk instruction 76  
move ITR to scalar, status instruction 76  
move scalar to ITR, status instruction 76  
move scalar to ITR, status instruction 76  
move scalar to VV, status instruction 76  
move TOC to scalar, status instruction 76  
mski Sk instruction 76  
multiprocessing C Series  
  arithmetic units, grouping 31  
multiprocessing C Series  
  vector operations under mask 39

---

## N

nibble  
  defined xxii  
notes  
  format xxvi  
  when to use xxvi

---

## O

op code  
  @ field 10  
  displacement field length (L) 10  
  length bit 10  
op codes  
  Aj field 10  
  bits 8, 10  
  extended 8, 10  
  extended for multiprocessing C Series CPUs 7  
  extended for operation under mask 7  
  in instruction page layout 79-80  
  standard 8, 10  
operands, vector merge  
  combinations 42  
operating system  
  kernel 76  
operations under mask  
  vectors, for multiprocessing C Series CPUs 39

---

## P

pate instruction 76  
patu instruction 76  
PC  
  *See* program counter  
personnel injuries  
  warnings against xxvi  
pich instruction 76  
pipe symbol (|)  
  used in describing commands xx  
plch instruction 76  
pop registers  
  stack operations 72  
precompiled argument 73  
primitive functions  
  aint 88  
  atan 88  
  cos 88  
  dint 88  
  exp 89  
  get 89  
  lck 89  
  ln 89  
  pop 90  
  push 90  
  put 90  
  rcv 90  
  sin 91  
  snd 91-92  
  sqrt 92  
  tac 92  
  tas 92  
  tst 93  
  ulk 93  
primitives  
  on C100 Series vectors 38  
privileged control

- instructions for 13
- status instructions 76
- status instructions, listed 76
- privileged instructions
  - program counter 76
- process control
  - instructions for 13
- process control instructions 74
- processor status word
  - and gather/scatter 35
  - and overflow 14
- processor status word flag
  - carry bit 19
  - exceptions, in scalar arithmetic 19
  - exponent overflow 19
  - exponent underflow 19
  - floating divide-by-zero bit 19
  - integer divide by zero 19
  - integer overflow 19
- program control
  - instruction set 71
- program counter
  - and instruction sets 6
  - and program control 69, 71
  - notation (PC) xxv
  - privileged instructions 76
- program status word
  - notation (PSW) xxv
- pseudocode
  - arithmetic operators 82
  - comments 82
  - conditional statement 82, 86
  - grouping structure 82, 85
  - increment and decrement operators 82, 85
  - instruction page layout 79–80
  - logical operators 82–83
  - looping structure 82, 86
  - primitive functions 82, 88
  - relational operators 82–83
  - switch 82
  - switch statement 87

## PSW

- See program status word
- purge ATU entry, status instruction 76
- purge ATU, status instruction 76
- purge instruction cache, status instruction 76
- purge logical cache, status instruction 76
- push registers
  - stack operations 72
- put Ring 4 Timer, status instruction 76
- putr4tSk instruction 76

---

## Q

- quick calls 72
- quick returns 72

---

## R

- rcv 91
- read access
  - combinations 33
- referencing memory
  - instruction format 8, 10
  - instructions 9
- register
  - defined xxiii
- register unit reservation 31
- register-memory addressing mode
  - op codes for 9
- register-register addressing mode
  - op codes for 8
- registers
  - instructions for 13
  - notation for contents xxiii
  - scalar xxiv
- relational operator
  - equal to (==) 83
  - greater than (>) 83
  - greater than or equal to (=>) 83
  - less than (<) 83
  - less than or equal to (<=) 83
  - not equal to (!=) 83
- reporting problems xxviii
- reserved field
  - defined xxiv
- return 72
- return block
  - defined xxiii
- return from context block, status instruction 76
- ring 0
  - privileged instruction set 76
- Rk field 8–10
- rtn
  - subroutine invocation 73
- rtnC instruction 76
- rtnQ instruction 72

---

## S

- s
  - See single-precision, floating point
- S register class 8–9
- save 72
- scalar accumulators
  - and vector instructions 28
- scalar carry bit 19
- scalar compare
  - with vectors 38
- scalar compares
  - signed 19
- scalar functional units 35
- scalar register instruction set 19
- scalar register instructions 20
- scalar registers 13, xxiv, 38
  - comparisons 19

instructions for 13  
Sk 9  
scalar registers (Sk) 11  
scatter  
vector load and store 35  
sequential executions  
chaining 29  
register unit reservations and 31  
short immediate  
notation xxiv  
single precision  
defined xxii  
single-precision, floating point  
data representation (s) xxiv  
Sk  
See scalar registers  
software damage  
cautions against xxvi  
square brackets ( [ ] )  
used in describing commands xix  
stack  
defined xxiii  
stack operations  
pop registers 72  
push registers 72  
stack pointer  
subroutine invocation 73  
status instruction set 76  
privileged control, listed 76  
subroutine call 72  
subroutine invocation  
argument pointer 73  
rtn 73  
stack pointer 73  
subroutine invocation/idea 73  
subroutine return 72  
subroutine save 72  
switch statement  
break 87  
illustrated 88

---

## T

t  
See true  
TAC  
reporting problems to xxviii  
target CPU identification register  
notation (TCPU) xxv  
TCPU  
See target CPU identification register  
technical assistance xxviii  
test vector valid, status instruction 76  
tests, invalid results  
cautions against xxvi  
thread identification register  
notation (TID) xxv  
thread timer register  
notation (TTR) xxv

TID  
See thread identification register  
time-of-century counter  
notation (TOC) xxv  
TOC  
See time-of-century counter  
transmit interrupt, status instruction 76  
tree height reduction  
for evaluating expressions 35  
trouble reports xxviii  
true  
notation for operation under mask xxiv  
t.st.vv instruction 76  
TTR  
See thread timer register  
two's complement number system 8, 10  
and arithmetic operations 14  
two's complement signed immediate  
notation xxiv

---

## U

undefined field  
defined xxiv  
uppercase names  
used in describing keycap names xx

---

## V

V register class 8-9  
vector accumulator, structure 32  
vector accumulators  
and vector instructions 28  
topology 32  
vector length registers and 28  
vector compare  
for multiprocessing C Series CPUs 38  
with scalars 38  
vector length  
specifications 28  
vector length and stride register  
notation (VLS) xxv  
vector length register  
notation (VL) xxv  
vector length registers  
vector accumulators and 28  
vector load 35  
vector merge register  
notation (VM) xxv  
vector merge registers  
and vector instructions 28  
comparisons 38  
operand combinations 42  
vector reduction  
error conditions 37  
vector reduction instruction set 36  
vector registers 13

- instructions for 13
- Vk 9
- vector registers (Vk) 11
- vector store 35
- vector stride register
  - notation (VS) xxv
- vector valid register
  - notation (VV) xxv
- vector/scalar instruction set
  - listed 28
  - loads 35
  - stores 35
- vectors
  - compare 38
  - compress 38
  - masks 38
  - merge 38
  - operations under mask for multiprocessing C Series CPUs 39
    - primitives on C100 CPUs 38
- vertical slash (/)
  - used in describing commands xx
- Vk
  - See vector registers
- VL
  - See vector length register
- VLS
  - See vector length and stride register
- VM
  - See vector merge register
- VS
  - See vector stride register
- VV
  - See vector valid register

---


## W

- w
  - See word
- warnings
  - format xxvi
  - when to use xxvi
- word
  - data representation xxiv
  - defined xxii
- write accesses
  - combinations 33

---

## X

- x
  - See extended
- xmti Sk instruction 76












**Order Number**  
**DHW-301**



**Document Number**  
**081-011930-000**